Chip resistor structure
AssigneeCyntec Co., Ltd.
InventorsHsiu-Yu Chang, Chao-Ting Lin
Life of this patent
Estimating the term…
Abstract
A chip resistor structure includes a substrate; a pair of first electrodes disposed opposite to each other on a first surface of the substrate at a first interval; a resistance layer disposed between the pair of first electrodes on the first surface; a spacer layer made of a material having a composition different from that of the resistance layer, disposed over the pair of first electrodes; a protective layer overlying the resistance layer; and a plating layer electroplated onto the pair of first electrodes and the spacer layer, and having ends extending beyond the pair of first electrodes terminate at least over the spacer layer. The plating layer may be joined with or spaced from or climb up to the protective layer on or above the spacer layer.
Claims17
A chip resistor structure, comprising:
- a substrate;
- a pair of first electrodes disposed opposite to each other on a first surface of the substrate at a first interval;
- a resistance layer disposed between the pair of first electrodes on the first surface, and having two opposite ends extending over the pair of first electrodes, respectively;
- a spacer layer made of a material having a composition different from that of the resistance layer, disposed over the pair of first electrodes, and including a first portion and a second portion extending from the pair of first electrodes over the two opposite ends of the resistance layer, respectively, wherein a length of the second portion is in a range of 12% to 21% length of the chip resistor structure, and each of the first portion and the second portion of the spacer layer has a first width less than a width of the resistance layer covered thereby;
- a protective layer overlying the resistance layer;
- and
- a plating layer electroplated onto the pair of first electrodes and the spacer layer, and having ends extending beyond the pair of first electrodes terminate at least over the spacer layer.
A chip resistor structure, comprising:
- a substrate;
- a pair of first electrodes disposed opposite to each other on a first surface of the substrate at a first interval;
- a resistance layer disposed between the pair of first electrodes on the first surface, and having two opposite ends extending over the pair of first electrodes, respectively;
- a spacer layer made of a material having a composition different from that of the resistance layer, disposed over the pair of first electrodes, and including a first portion and a second portion extending from the pair of first electrodes over the two opposite ends of the resistance layer, respectively, while being in contact with the resistance layer;
- a protective layer overlying the resistance layer;
- and
- a plating layer electroplated onto the pair of first electrodes and the spacer layer, and having ends extending beyond the pair of first electrodes terminate at least over the spacer layer.
A chip resistor structure, comprising:
- a substrate;
- a pair of first electrodes disposed opposite to each other on a first surface of the substrate at a first interval;
- a resistance layer disposed between the pair of first electrodes on the first surface and having two opposite ends extending over the pair of first electrodes, respectively;
- a spacer layer made of a material having a composition different from that of the resistance layer, disposed over the pair of first electrodes, and including a first portion and a second portion extending from the pair of first electrodes over the two opposite ends of the resistance layer, respectively, wherein each of the first portion and the second portion of the spacer layer has a first width less than a width of the resistance layer covered thereby;
- a protective layer overlying the resistance layer;
- and
- a plating layer electroplated onto the pair of first electrodes and the spacer layer, and having ends extending beyond the pair of first electrodes terminate at least over the spacer layer.
Dependencies are inferred from the claim text.