Programmable state machine for a hardware performance monitor
AssigneeNVIDIA Corporation
InventorsGongyu Zhou, Shounak Kamalapurkar, Yogesh Kulkarni, Thomas Melvin Ogletree, Abhijat Ranade
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsGongyu Zhou, Shounak Kamalapurkar, Yogesh Kulkarni, Thomas Melvin Ogletree, Abhijat Ranade
Estimating the term…
A processing unit can include a performance monitor for monitoring the performance of the processing unit and associated sub-units. The performance monitor can include a state machine. The state machine can be implemented via state machine data entries stored in a memory associated with the performance monitor. A state machine data entry includes information indicating a state transition condition and output signals. The state transition condition includes a current state and input signals required to meet the condition. The output signals include a next state, one or more counter actions, and one or more triggers. The performance monitor implements logic circuits that determine, based on input signals and the state machine data entries, the next state to transition and associated output signals. The state machine data entries can be written and re-written by a user.
A method, comprising:
A system, comprising:
A non-transitory computer-readable medium storing program instructions that, when executed by a processor, cause the performance monitor to perform the steps of:
Dependencies are inferred from the claim text.