Error correction system
AssigneeChangxin Memory Technologies, Inc.
InventorsKangling Ji, Jun He, Yuanyuan Gong, Zhan Ying
Life of this patent
Estimating the term…
Loading patent…
AssigneeChangxin Memory Technologies, Inc.
InventorsKangling Ji, Jun He, Yuanyuan Gong, Zhan Ying
Estimating the term…
An error correction system is disclosed. The error correction system is applied to a storage system. The error correction system generates X first operation codes, Y second operation codes and a third operation code based on the storage system. The error correction system includes an error state determining circuit and M decoding circuits. The error state determining circuit is configured to identify a current error state. When a plurality of pieces of data have a 1-bit error, the M decoding circuits are configured to execute decoding processing on the X first operation codes and the Y second operation codes, to obtain whether there is erroneous data in the bytes corresponding to the decoding circuits and locate a bit to which the erroneous data belongs.
An error correction system, applied to a storage system, wherein the storage system is configured to write or read a plurality of pieces of data during a reading operation or writing operation, the plurality of pieces of data are divided into M bytes, each byte has N pieces of data located in respective bits;
Dependencies are inferred from the claim text.