US 11,590,351 B2Granted

Spinal cord stimulator system

AssigneeCirtec Medical Corp.

InventorsSaif Khalil, Raghavendra Angara, Miles Curtis, Christopher Biele, Daniel Fellmeth

Life of this patent

Estimating the term…

Loading patent…

Abstract

Spinal cord stimulation (SCS) system having a recharging system with self alignment, a system for mapping current fields using a completely wireless system, multiple independent electrode stimulation outsource, and control through software on a Smartphone/mobile device and tablet hardware during trial and permanent implants. SCS system can include multiple electrodes, multiple, independently programmable, stimulation channels within an implantable pulse generator (IPG) providing concurrent, but unique stimulation fields. SCS system can include a replenishable power source, rechargeable using transcutaneous power transmissions between antenna coil pairs. An external charger unit, having its own rechargeable battery, can charge the IPG replenishable power source. A real-time clock can provide an auto-run schedule for daily stimulation. A bi-directional telemetry link informs the patient or clinician the status of the system, including the state of charge of the IPG battery. Other processing circuitry in current IPG allows electrode impedance measurements to be made.

Claims19

Dependent claims

An implantable pulse generator system for producing electrical stimulation signals for application to a spinal cord via a plurality of electrodes thereby providing spinal cord stimulation therapy, the implantable pulse generator system comprising:

a circuit board;
an application specific integrated circuit (ASIC) supported by the circuit board, wherein the ASIC includes a plurality of channels, an element to provide a channel envelope signal for each of the channels, a rising edge detector for each of the channels, and a flip flop for each of the channels;
and
a microcontroller supported by the circuit board and in communication with the ASIC, wherein the ASIC is configured to receive digital data from the microcontroller and to perform signal processing necessary to generate the electrical stimulation signals configured to be communicated to the plurality of electrodes via the plurality of channels, wherein the generated electrical stimulation signals include a single pulse train, wherein the ASIC is configured to generate rising and falling edge triggers for each phase of the electrical stimulation signals, wherein the ASIC is further configured to inspect the electrical stimulation signals and configured to ensure that only the electrical stimulation signal from a given one of the channels are active at a time at least in part by suppressing the electrical stimulation signals from a rest of the channels, wherein the suppressing includes bringing the channel envelope signal of the given one of the channels into the rising edge detector associated with the given one of the channels to output a trigger signal into a SET pin of the flip flop of the given one of the channels, and feeding an output of the flip flop of the given one of the channels to the rising edge detectors associated with the rest of the channels, wherein the ASIC outputs the single pulse train for the given one of the channels, wherein the ASIC further generates an internal signal designating a part of the ASIC from which the single pulse train is sourced, wherein the ASIC is further configured to determine, based on the internal signal, an amplitude of the single pulse train.

1 more element

A implantable pulse generator system for producing electrical stimulation pulses capable of providing electrical stimulation therapy to a user's spinal cord via a plurality of electrodes associated with a plurality of respective channels, the implantable pulse generator system comprising:

a circuit board;
an application specific integrated circuit (ASIC) supported by the circuit board, wherein the ASIC includes a plurality of channels, an element to provide a channel envelope signal for each of the channels, a rising edge detector for each of the channels, and one or more flip flops for each of the channels;
a microcontroller supported by the circuit board and in communication with the ASIC, wherein the ASIC is configured to perform signal processing necessary to produce and generate the electrical stimulation pulses based on said signal processing;
and
one or more leads connectors supported by the circuit board configured to provide connections to the plurality of electrodes;
wherein:
the ASIC is configured to generate rising and falling edge triggers for each phase of the electrical stimulation pulses;
the ASIC is configured to inspect the electrical stimulation pulses and configured to ensure that only the electrical stimulation pulses from a given one of the channels are active at a time at least in part by suppressing the electrical stimulation pulses from a rest of the channels, wherein the suppressing includes bringing the channel envelope signal of the given one of the channels into the rising edge detector associated with the given one of the channels to output a trigger signal into a SET pin of the flip flop of the given one of the channels, and feeding an output of the flip flop of the given one of the channels to the rising edge detectors associated with the rest of the channels;
the ASIC is further configured to output a single pulse train as the electrical stimulation pulses for the given one of the channels;
and
the ASIC is further configured to generate an internal signal designating a part of the ASIC from which the single pulse train is sourced;
and
the ASIC is further configured to determine, based on the internal signal, an amplitude of the single pulse train.

10 more elements

A implantable pulse generator system for producing electrical signals capable of providing electrical stimulation therapy to a user's spinal cord at least in part via a plurality of channels, the implantable pulse generator system comprising:

a circuit board;
an application specific integrated circuit (ASIC) supported by the circuit board, wherein the ASIC includes a plurality of channels, an element to provide a channel envelope signal for each of the channels, a rising edge detector for each of the channels, and a flip flop for each of the channels;
and
a microcontroller supported by the circuit board and in communication with the ASIC;
wherein:
the ASIC is configured to generate rising and falling edge triggers for each phase of a plurality of electrical stimulation pulses to be delivered to the user's spinal cord via the plurality of channels;
the ASIC is further configured to inspect the electrical stimulation pulses and configured to ensure that only the electrical stimulation pulses from a given one of the channels are active at a time at least in part by suppressing the electrical stimulation pulses from a rest of the channels, wherein the suppressing includes bringing the channel envelope signal of the given one of the channels into the rising edge detector associated with the given one of the channels to output a trigger signal into a SET pin of the flip flop of the given one of the channels, and feeding an output of the flip flop of the given one of the channels to the rising edge detectors associated with the rest of the channels;
the ASIC is further configured to output a single pulse train as the electrical stimulation pulses for the given one of the channels;
the ASIC is further configured to generate an internal signal designating a part of the ASIC from which the single pulse train is sourced;
and
the ASIC is further configured to determine, based on the internal signal, an amplitude of the single pulse train.

8 more elements

Dependencies are inferred from the claim text.

Facts

Application: 16/391,239Filed 22 Apr 2019 · continuation
Priority: 15 Mar 2013
Published: US 2019/0314633 A117 Oct 2019
Granted: 28 Feb 2023
Term ends: Not estimatedThe source records don’t support an estimate.

Classification17 codes

A61N 1/36071
Adapted for a particular treatment: pain
A61N 1/025
Details: digital circuitry features of electrotherapy devices, e.g. memory, clocks, processors
A61N 1/0551
For implantation or insertion into the body, e.g. heart electrode: spinal or peripheral nerve electrodes
A61N 1/0553
Spinal or peripheral nerve electrodes: paddle shaped electrodes, e.g. for laminotomy

Family

Application61/792,654Us provisional application · filed 15 Mar 2013
Application14/213,266Parent of this continuation · filed 14 Mar 2014
Application16/003,275Parent of this continuation · filed 8 Jun 2018
US 10,016,602 B2Parent of this continuation · filed 10 Jul 2018
US 2019/0314633 A1Pre-grant publication · published 17 Oct 2019
US 10,265,526 B2Parent of this continuation
US 2014/0277264 A1Published application
US 2018/0289963 A1Published application
US 11,590,351 B2This patent

From the US filing history. Foreign family members aren’t listed.