Integrated circuit for reception apparatus
AssigneePanasonic Intellectual Property Corporation of America
InventorsYutaka Murakami, Shutai Okamura
Life of this patent
Estimating the term…
Abstract
Disclosed are an encoder, a transmission device, and an encoding method with which the transmission amount is reduced and a deterioration in transmission efficiency is suppressed while improving reception quality when QC-LDPC or a like block encoding is used. A puncture pattern setting unit (620) searches for a puncture pattern for each integral multiple of the number of columns or for each divisor of the number of columns of a sub block matrix that forms a check matrix (H) of a QC-LDPC code, and a puncture unit (data reduction unit) (630) switches the puncture pattern for each integral multiple of the number of columns or for each divisor of the number of columns of the sub block matrix that forms the check matrix of the QC-LDPC code.
Claims4
An integrated circuit for a reception apparatus comprising:
- at least one input, which, in operation, receives an input;
- control circuitry coupled to the at least one input, which, in operation, controls:
- receiving a frame including a modulated symbol sequence;
- demodulating the modulated symbol sequence included in the received frame to generate a codeword sequence sp having a second coding rate;
- and
- decoding the codeword sequence sp having the second coding rate to output information bit sequence u,
- wherein the received frame is generated at a transmission apparatus by a process comprising:
- generating, by an encoding circuit, a codeword sequence s having a first coding rate by performing a low density parity check (LDPC) encoding process on the information bit sequence u to generate a parity bit sequence p, the codeword sequence s being made up of z×nb bits, the information bit sequence u being made up of z×(nb−mb) bits, the parity bit sequence p being made up of z×mb bits, z being an integer equal to or greater than 1, nb being an integer equal to or greater than 1, mb being an integer equal to or greater than 1, the codeword sequence s being a sequence having the parity bit sequence p concatenated at a latter part of the information bit sequence u, the codeword sequence s being decoded at a decoder of the reception apparatus,
- forming, by a removing circuit, the codeword sequence sp having the second coding rate by removing one or more sets of consecutive y bits from the parity bit sequence p, using a removing pattern indicating whether or not each set of bits from a first bit to a z×mb-th bit of the parity bit sequence p are removed, y being a divisor of z;
- modulating, by a modulation circuit, the codeword sequence sp having the second coding rate to generate the modulated symbol sequence;
- and
- transmitting, by a transmitting circuit, a transmission frame including the modulated symbol sequence.
Dependencies are inferred from the claim text.