Integration of III-V transistors in a silicon CMOS stack
AssigneeIntel Corporation
InventorsGilbert Dewey, Telesphor Kamgaing, Aleksandar Aleksov, Gerogios Dogiamis, Hyung-Jin Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsGilbert Dewey, Telesphor Kamgaing, Aleksandar Aleksov, Gerogios Dogiamis, Hyung-Jin Lee
Estimating the term…
Embodiments disclosed herein include semiconductor devices and methods of forming such devices. In an embodiment the semiconductor device comprises a first semiconductor layer, where first transistors are fabricated in the first semiconductor layer, and a back end stack over the first transistors. In an embodiment the back end stack comprises conductive traces and vias electrically coupled to the first transistors. In an embodiment, the semiconductor device further comprises a second semiconductor layer over the back end stack, where the second semiconductor layer is a different semiconductor than the first semiconductor layer. In an embodiment, second transistors are fabricated in the second semiconductor layer.
A semiconductor device, comprising:
A computing device, comprising:
Dependencies are inferred from the claim text.