Silicon over insulator two-transistor two-resistor in-series resistive memory cell
AssigneeWeebit Nano Ltd.
InventorLior Dagan
Life of this patent
Estimating the term…
Abstract
A resistive random-access memory (ReRAM) cell formed on a silicon over insulator substrate (SOI) is provided. The ReRAM includes a SOI substrate, a first MOSFET and a second MOSFET, each of which having a drain port, a gate port, a source port, and a bulk port. The drain port of the second MOSFET is connected to the source port of the first MOSFET; a first resistive element and a second resistive element, each having a first port and a second port, wherein the first ports of both resistive elements are connected to the drain of the first MOSFET; a first word line and a second word line connected to the gate port of the first MOSFET and the second MOSFET, respectively; and the state of the ReRAM cell is determined upon applying a predefined potential.
Claims14
A resistive random-access memory (ReRAM) cell comprising:
- a silicon over insulator (SOI) substrate;
- a first metal-oxide semiconductor field-effect transistor (MOSFET) formed on the SOI substrate having a drain port, a gate port, a source port, and a bulk port;
- a second MOSFET formed on the SOI substrate having a drain port, a gate port, a source port, and a bulk port, wherein the drain port of the second MOSFET is connected to the source port of the first MOSFET;
- a first resistive element formed on the SOI substrate having a first port and a second port, wherein the first port of the first resistive element is connected to the drain of the first MOSFET;
- a second resistive element formed on the SOI substrate having a first port and a second port, wherein the first port of the second resistive element is connected to the drain of the first MOSFET;
- a first word line connected to the gate port of the first MOSFET;
- a second word line connected to the gate port of the second MOSFET;
- a bit line connected to the second port of the first resistive element;
- an inverted bit line of the bit line connected to the second port of the second resistive element;
- and
- a select line connected to the source of the second MOSFET;
- wherein upon applying a predefined potential at the bit line, the inverted bit line, the word line, the second word line, the select line, the bulk port of the first MOSFET, and the bulk port of the second MOSFET, a state of the ReRAM cell is determined.
A resistive random-access memory (ReRAM) cell comprising:
- a silicon over insulator (SOI) substrate;
- a first metal-oxide semiconductor field-effect transistor (MOSFET) formed on the SOI substrate having a drain port, a gate port, a source port, and a bulk port;
- a second MOSFET formed on the SOI substrate having a drain port, a gate port, a source port, and a bulk port, wherein the drain port of the second MOSFET is connected to the source port of the first MOSFET;
- a first resistive element formed on the SOI substrate having a first port and a second port, wherein the first port of the first resistive element is connected to the source of the second MOSFET;
- a second resistive element formed on the SOI substrate having a first port and a second port, wherein the first port of the second resistive element is connected to the source of the second MOSFET;
- a first word line connected to the gate port of the first MOSFET;
- a second word line connected to the gate port of the second MOSFET;
- a bit line connected to the drain port of the first MOSFET;
- a select line connected to the second port of the first resistive element;
- and
- an inverted select line connected to the second port of the second resistive element;
- wherein upon applying a predefined potential at the bit line, the word line, the inverted word line, the select line, the inverted select line, the bulk port of the first MOSFET, and the bulk port of the second MOSFET, a state of the ReRAM cell is determined.
Dependencies are inferred from the claim text.