Memory system for handling program error and method thereof
AssigneeSK hynix Inc.
InventorsAlexander Zapotylok, Sergei Peniaz
Life of this patent
Estimating the term…
Abstract
A scheme for handling program errors is provided for a memory system which includes a memory device and a controller including firmware and a memory interface. The firmware issues commands for program operations to the memory interface. After detecting a failed program operation in a particular memory block, the firmware reroutes that program operation to a different location in a different memory block and takes further action to reduce the likelihood of a subsequent error occurring in the same memory block in which the failed program operation occurred.
Claims18
A memory system comprising:
- a memory device including a plurality of blocks;
- and
- a controller including firmware and a memory interface coupled to the plurality of blocks,
- wherein the firmware is suitable for:
- issuing commands to the memory interface for program operations, the commands including a first command for a first program operation and a second command for a second program operation, such that the memory interface stores the commands and controls the memory device to sequentially perform the first and second program operations in response to the stored commands;
- detecting whether the first program operation performed on a first location of a selected block among the plurality of blocks failed due to a number of error bits in data read from the selected block after programming exceeding a threshold level;
- and
- when it is detected that the first program operation failed, controlling the memory interface to reroute the first program operation to a second location in a block other than the selected block among the plurality of blocks and cancel the second program operation, and in response to detecting that the first program operation failed due to the number of error bits in data read from the selected block after programming, cancelling program operations on the selected block to avoid back-to-back program errors.
A method for operating a controller including firmware and a memory interface coupled to a plurality of blocks in a memory device, the method comprising:
- issuing, by the firmware to the memory interface, commands for program operations, the commands including a first command for a first program operation and a second command for a second program operation, such that the memory interface stores the commands and controls the memory device to sequentially perform the first and second program operations in response to the stored commands;
- detecting, by the firmware, whether the first program operation performed on a first location of a selected block among the plurality of blocks failed due to a number of error bits in data read from the selected block after programming exceeding a threshold level;
- controlling, by the firmware, the memory interface to reroute the first program operation to a second location in a block other than the selected block among the plurality of blocks and cancel the second program operation when it is detected that the first program operation failed, and
- in response to detecting that the first program operation failed due to the number of error bits in data read from the selected block after programming, cancelling program operations on the selected block to avoid back-to-back program errors.
Dependencies are inferred from the claim text.