Back to results
US 11,531,499 B2Granted
Data storage that controls decode performance by changing program PLC
AssigneeWestern Digital Technologies, Inc.
InventorRefael Ben-Rubi
Life of this patent
Estimating the term…
Abstract
A data storage device includes a memory device and a controller coupled to the memory device. When a program operation occurs, the controller is configured to determine a decode time for the data prior to programming the data to the memory device. The decode time determined by decoding the encoded data. A number of program loop cycles is determined using the decode time. The data is programmed to the memory device with the number of program loop cycles determined.
Claims20
A data storage device, comprising:
- a memory device;
- and
- a controller coupled to the memory device, wherein the controller is configured to:
- determine a decoding time for data and a number of program loop cycles (PLCs) to program the data to the memory device;
- compare the decoding time to a threshold decoding time;
- determine that the decoded time is above or below the threshold decoding time;
- change the number of PLCs by one;
- and
- program the data to the memory device using the changed number of PLCs.
6 more elements
A data storage device, comprising:
- a memory device;
- and
- a controller coupled to the memory device, wherein the controller is configured to:
- calculate a decode time for data to be written to the memory device;
- determine a number of program loop cycles (PLCs) to program the data to the memory device corresponding to the calculated decode time;
- program the data to the memory device using the number of PLCs plus one additional PLC;
- and
- decode the data during a read operation, wherein the decoding occurs for a first period of time, and wherein the first period of time is less than the calculated decode time for the programmed data using the number of PLCs plus one additional PLC.
5 more elements
A data storage device, comprising:
- memory means;
- and
- means to adjust a number of program loop cycles (PLCs) by one based upon a decoding time for data to be programmed to the memory means and a threshold decoding time, wherein a PLC comprises a program pulse and a verification operation;
- and
- means to program the data to the memory means using the adjusted number of PLCs.
2 more elements
Dependencies are inferred from the claim text.