Arithmetic device having magnetoresistive effect elements
AssigneeKabushiki Kaisha Toshiba
InventorsKazutaka Ikegami, Shinobu Fujita
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsKazutaka Ikegami, Shinobu Fujita
Estimating the term…
According to one embodiment, an arithmetic device includes a first computational circuit including a first string, the first string having a first magnetoresistive effect element on a first conducting layer; a second computational circuit including a second strings, the second string having second magnetoresistive effect element on a second conducting layer; a third computational circuit executing computational processing using a first signal from the first computational circuit and a second signal from the second computational circuit; and a control circuit. The control circuit sets a condition on write operations with respect to at least one of the first and second magnetoresistive effect elements, based on information related to write error in at least one of the first and second magnetoresistive effect elements.
An arithmetic device comprising:
Dependencies are inferred from the claim text.