Error detection on integrated circuit input/output pins
AssigneeSignify Holding B.V.
InventorsYuhong Fang, Mark Ciolek, Harshitha Gudipati, George Gruev
Life of this patent
Estimating the term…
Loading patent…
AssigneeSignify Holding B.V.
InventorsYuhong Fang, Mark Ciolek, Harshitha Gudipati, George Gruev
Estimating the term…
A method for detecting error on an input/output (IO) pin of an integrated circuit includes using the input/output pin of the integrated circuit in a first mode by receiving or sending a first value as analog data or digital data. The input/output pin is toggled in a test mode after each instance of using the input/output pin in the first mode. The test mode includes providing a second value disparate from the first value during a set time after using the input/output pin in the first mode, receiving back during the set time a resulting value based on providing the second value, measuring the resulting value, and identifying an error on the input/output pin of the integrated circuit based on the measured resulting value.
A method for detecting error on an input/output pin of an integrated circuit by a microprocessor of said integrated circuit, the input/output pin of the integrated circuit being linked to an input node, wherein the input node receives in input mode an input signal, including a first value, through at least one resistor and wherein the input node is connected to a reference voltage through a second resistor and to zero volt through a third resistor, the method comprising:
A control circuit comprising:
Dependencies are inferred from the claim text.