US 11,456,973 B2Granted

Circuit for a buffered transmission of data

AssigneeWAGO Verwaltungsgesellschaft mbH

InventorsFrank Quakernack, Frank Schadde

Life of this patent

Estimating the term…

Loading patent…

Abstract

A circuit with a first buffer, a second buffer, a third buffer, a fourth buffer, a first data input for first data, a second data input for second data, a data output, and control logic is disclosed. The control logic connects the first data input to one of the buffers, connects the second data input to one of the buffers, and connects the data output to one of the buffers, swap the buffer currently connected to the first data input for a non-connected buffer when first data have been validly written through the first data input into the buffer currently connected to the first data input, swap the buffer currently connected to the second data input for the non-connected buffer when second data have been validly written through the second data input into the buffer currently connected to the second data input.

Claims16

Dependent claims

A circuit comprising:

buffers including:
a first buffer;
a second buffer;
a third buffer;
and
a fourth buffer;
data inputs including:
a first data input for first data;
and
a second data input for second data;
a data output;
and
control logic adapted to selectively connect the first data input to each of the buffers, adapted to selectively connect the second data input to each of the buffers, adapted to selectively connect the data output to each of the buffers, adapted to swap the buffer currently connected to the first data input for a non-connected buffer when first data have been validly written through the first data input into the buffer currently connected to the first data input, adapted to swap the buffer currently connected to the second data input for the non-connected buffer when second data have been validly written through the second data input into the buffer currently connected to the second data input, and, adapted, for readout of data, to swap the buffer currently connected to the data output for the non-connected buffer when the non-connected buffer has newer validly written data.

10 more elements

Dependencies are inferred from the claim text.

Facts

Application: 17/152,209Filed 19 Jan 2021 · continuation
Priority: DE 10 2018 005 620.217 Jul 2018
Published: US 2021/0144105 A113 May 2021
Granted: 27 Sep 2022
Term ends: Not estimatedThe source records don’t support an estimate.

Classification6 codes

G06F 13/4031
Using bus bridges: with arbitration
H04L 49/901
Buffering arrangements: using storage descriptor, e.g. read or write pointers
G06F 13/4059
Where the bridge performs a synchronising function: where the synchronisation uses buffers, e.g. for speed matching between buses
H04L 49/9047
Buffering arrangements: including multiple buffers, e.g. buffer pools