Back to results
US 11,456,370 B2Granted
Semiconductor product comprising a heteroepitaxial layer grown on a seed area of a nanostructured pedestal
AssigneeUNM Rainforest Innovations
InventorsSteven R. J. Brueck, Stephen D. Hersee, Seung-Chang Lee, Daniel Feezell
Life of this patent
Estimating the term…
Abstract
A method for making a heteroepitaxial layer. The method comprises providing a semiconductor substrate. A seed area delineated with a selective growth mask is formed on the semiconductor substrate. The seed area comprises a first material and has a linear surface dimension of less than 100 nm. A heteroepitaxial layer is grown on the seed area, the heteroepitaxial layer comprising a second material that is different from the first material. Devices made by the method are also disclosed.
Claims21
A semiconductor product, comprising:
- a semiconductor substrate;
- a nanostructured pedestal formed on the semiconductor substrate, the pedestal having a top surface and a side surface;
- a selective growth mask layer on the side surface of the pedestal;
- a seed area formed on an exposed top surface of the pedestal, the seed area having a linear surface dimension that ranges from about 10 nm to about 50 nm;
- and
- a heteroepitaxial layer grown on the seed area without nucleating substantially any threading dislocations, wherein the heteroepitaxial layer extends above the growth mask and has a width dimension that is wider than a corresponding width dimension of the seed area, the entire heteroepitaxial layer being above a top surface of the selective growth mask layer, the heteroepitaxial layer having a polygonal cross-section having a first lateral vertex and a second lateral vertex opposing the first lateral vertex, a first lower linear surface of the polygonal cross-sectional shape and a first upper linear surface of the polygonal cross-sectional shape meeting at the first lateral vertex, a second lower linear surface of the polygonal cross-sectional shape and a second upper linear surface of the polygonal cross-sectional shape meeting at the second lateral vertex, the first upper linear surface and the second upper linear surface both sloping toward an apex of the heteroepitaxial layer and the first lower linear surface and the second lower linear surface both sloping toward the nanostructured pedestal.
3 more elements
A semiconductor product, comprising:
- a semiconductor substrate;
- a nanostructured pedestal formed on the semiconductor substrate, the pedestal having a top surface and a side surface;
- a selective growth mask layer on the side surface of the pedestal;
- a seed area formed on an exposed top surface of the pedestal, the seed area having a linear surface dimension that ranges from about 10 nm to about 50 nm, wherein the seed area is substantially level with the selective growth mask layer;
- and
- a heteroepitaxial layer grown on the seed area without nucleating substantially any threading dislocations, the entire heteroepitaxial layer being above a top surface of the selective growth mask layer, the heteroepitaxial layer having a polygonal cross-section having a first lateral vertex and a second lateral vertex opposing the first lateral vertex, a first lower linear surface of the polygonal cross-sectional shape and a first upper linear surface of the polygonal cross-sectional shape meeting at the first lateral vertex, a second lower linear surface of the polygonal cross-sectional shape and a second upper linear surface of the polygonal cross-sectional shape meeting at the second lateral vertex, the first upper linear surface and the second upper linear surface both sloping toward an apex of the heteroepitaxial layer and the first lower linear surface and the second lower linear surface both sloping toward the nanostructured pedestal.
3 more elements
Dependencies are inferred from the claim text.