Semiconductor package structure and manufacturing method thereof
AssigneePowertech Technology Inc.
InventorsNan-Chun Lin, Hung-Hsin Hsu, Shang-Yu Chang Chien
Life of this patent
Estimating the term…
Loading patent…
AssigneePowertech Technology Inc.
InventorsNan-Chun Lin, Hung-Hsin Hsu, Shang-Yu Chang Chien
Estimating the term…
A semiconductor package structure, including a circuit substrate, at least two chips, an encapsulant, and a redistribution layer, is provided. The circuit substrate has a first surface and a second surface opposite to the first surface. The at least two chips are disposed on the first surface. Each of the at least two chips has an active surface facing the circuit substrate and includes multiple first conductive connectors and multiple second conductive connectors disposed on the active surface. A pitch of the first conductive connectors is less than a pitch of the second conductive connectors. The encapsulant encapsulates the at least two chips. The redistribution layer is located on the second surface. The first conductive connectors are electrically connected to the redistribution layer by the circuit substrate. The second conductive connectors are electrically connected to the circuit substrate. A manufacturing method of a semiconductor package structure is also provided.
A semiconductor package structure, comprising:
A manufacturing method of a semiconductor package structure, comprising:
Dependencies are inferred from the claim text.