US 11,455,943 B2Granted

Semiconductor device having separate initialization voltage lines

AssigneeSamsung Display Co., Ltd.

InventorsJin Sung An, Seok Je Seong, Ji Seon Lee, Se Wan Son

Life of this patent

Estimating the term…

Loading patent…

Abstract

A display device includes a substrate, a polycrystalline semiconductor layer including a channel of a driving transistor, and a channel of a seventh transistor, a gate electrode of the driving transistor overlapping the channel thereof, a gate electrode of the seventh transistor overlapping the channel thereof, an oxide semiconductor layer including a channel of a fourth transistor, a gate electrode thereof overlapping the channel of the fourth transistor, a first initialization voltage line connected to a first electrode of the fourth transistor, the first initialization voltage line and the gate electrode of the fourth transistor being position on a same layer, and a second initialization voltage line connected to a second electrode of the seventh transistor, the second initialization voltage line and the first initialization voltage line being positioned on different layers from each other.

Claims19

Dependent claims

A display device comprising:

a substrate;
a polycrystalline semiconductor layer on the substrate, the polycrystalline semiconductor layer including a channel, a first electrode, and a second electrode of a driving transistor and a channel, a first electrode, and a second electrode of a seventh transistor;
a gate electrode of the driving transistor overlapping the channel of the driving transistor;
a gate electrode of the seventh transistor overlapping the channel of the seventh transistor;
an oxide semiconductor layer on the substrate, the oxide semiconductor layer including a channel, a first electrode, and a second electrode of a fourth transistor;
a gate electrode of the fourth transistor overlapping the channel of the fourth transistor;
a first initialization voltage line connected to the first electrode of the fourth transistor, wherein the first initialization voltage line and the gate electrode of the fourth transistor are positioned on a same layer, wherein the second electrode of the fourth transistor is connected to the gate electrode of the driving transistor;
a second initialization voltage line connected to the second electrode of the seventh transistor, wherein the second initialization voltage line and the first initialization voltage line are positioned on different layers from each other;
and
a light emitting diode (LED) connected to the driving transistor and the first electrode of the seventh transistor.

7 more elements

A display device comprising:

a light emitting diode (LED) connected between a driving voltage line for applying a driving voltage to an anode of the light emitting diode and a common voltage line for applying a common voltage to a cathode of the light emitting diode;
a driving transistor connected between the driving voltage line and the anode of the light emitting diode (LED) and configured to supply a driving current to the light emitting diode;
a second transistor connected between a first electrode of the driving transistor connected to the driving voltage line and a data line to which a data voltage is applied;
a third transistor connected between a second electrode of the driving transistor connected to the light emitting, diode (LED) and a gate electrode of the driving transistor;
a fourth transistor connected between the gate electrode of the driving transistor and a first initialization voltage line to which a first initialization voltage is applied;
a seventh transistor connected between the anode of the light emitting diode (LED) and a second initialization voltage line to which a second initialization voltage is applied;
a storage capacitor connected between the driving voltage line and the gate electrode of the driving transistor,
wherein each of the driving transistor and the second transistor includes a polycrystalline semiconductor layer, and
wherein each of the third transistor and the fourth transistor includes an oxide semiconductor layer;
and
a scan line connected to the second transistor and receiving a scan signal,
wherein the scan line overlaps the first initialization voltage line and the second initialization voltage line.

9 more elements

Dependencies are inferred from the claim text.

Facts

Application: 17/187,996Filed 1 Mar 2021
Priority: KR 10-2020-00270434 Mar 2020
Published: US 2021/0280127 A19 Sep 2021
Granted: 27 Sep 2022
Term ends: Not estimatedThe source records don’t support an estimate.

Classification16 codes

H10W 90/00
Package configurations
G09G 3/32
Using electroluminescent panels: semiconductive, e.g. using light-emitting diodes [LED]
H10H 20/817
Bodies: characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous
H10H 20/857
Packages: interconnections, e.g. lead-frames, bond wires or solder balls