Back to results
US 11,455,268 B2Granted
Method, system and device for electronic interconnect delay bound determination
AssigneeArm Limited
InventorsMatteo Maria Andreozzi, Michael Andrew Campbell, Giovanni Stea, Raffaele Zippo
Life of this patent
Estimating the term…
Abstract
The present disclosure relates generally to electronic interconnects including one or more switches and, more particularly, to delay bound determination for electronic interconnects.
Claims18
A method, comprising:
- obtaining at a processor of a computing device a set of parameters representative of an electronic interconnect comprising at least a first switch to facilitate communication among a plurality of electronic circuits, wherein the first switch to transmit one or more flits of a particular signal packet to a second circuit responsive at least in part to obtaining one or more signals and/or states from the second circuit indicative of a vacancy in an input buffer of the second circuit;
- processing, utilizing the processor of the computing device, the set of parameters representative of the electronic interconnect comprising the at least the first switch to generate a set of parameters representative of one or more feed-forward-type first-in first-out signal paths;
- analyzing the set of parameters representative of one or more feed-forward-type first-in first-out signal paths to determine a delay bound parameter for the electronic interconnect;
- and
- autonomously scheduling a particular task for a particular software agent based, at least in part, on the determined delay bound parameter.
2 more elements
An apparatus, comprising:
- a plurality of electronic circuits;
- an electronic interconnect to facilitate communication among the plurality of electronic circuits, wherein the electronic interconnect to comprise at least a first switch, wherein the first switch to transmit one or more flits of a particular signal packet to a second circuit responsive at least in part to receipt of one or more signals and/or states from the second circuit indicative of a vacancy in an input buffer of the second circuit;
- and
- a processor to:
- obtain a set of parameters representative of the electronic interconnect;
- generate a set of parameters representative of one or more feed-forward first-in first-out signal paths based at least in part on the set of parameters representative of the electronic interconnect;
- analyze the set of parameters representative of one or more feed-forward first-in first-out signal paths to determine a delay bound parameter for the electronic interconnect;
- and
- autonomously schedule a particular task for a particular software agent based, at least in part, on the determined delay bound parameter.
6 more elements
Dependencies are inferred from the claim text.