Back to results
US 11,431,378 B2Granted
Semiconductor device
AssigneeRenesas Electronics Corporation
InventorRyuichi Oikawa
Life of this patent
Estimating the term…
Abstract
The present invention provides a semiconductor device realizing suppression of increase in consumption power. A semiconductor device has a signal line, a reception buffer circuit which is coupled to an end of the signal line and to which a signal is supplied from the signal line, and a delay element which is wired-OR coupled to an end of the signal line and shapes a waveform of a signal at the end of the signal line.
Claims5
A semiconductor device comprising:
- a signal line having one end and another end;
- a first circuit coupled to the one end of the signal line, and to which a signal is to be supplied from the another end of the signal line;
- and
- a delay element wired-OR coupled to the one end of the signal line, and shaping a waveform of the signal such that a tail part of the waveform of the signal at the one end of the signal line is eliminated,
- wherein the delay element includes a delay line having:
- one end wired-OR coupled to the one end of the signal line, and
- another end coupled to a predetermined voltage, and
- wherein the waveform of the signal at the one end of the signal line is shaped by a reflected signal corresponding to a signal input to the one end of the delay line.
5 more elements
A semiconductor device comprising:
- a signal line having one end and another end;
- a first circuit coupled to the one end of the signal line, and to which a signal is to be supplied from the another end of the signal line;
- and
- a delay element wired-OR coupled to the one end of the signal line, and shaping a waveform of the signal such that a tail part of the waveform of the signal at the one end of the signal line is eliminated,
- wherein the signal line has a first signal line and a second signal line transmitting a differential signal which complementarily changes with each other,
- wherein the first circuit has a differential circuit coupled to each of one end of the first signal line and one end of the second signal line, and
- wherein the delay element has:
- one end wired-OR coupled to the one end of the first signal line, and
- another end wired-OR coupled to the one end of the second signal line.
6 more elements
Dependencies are inferred from the claim text.