Calibration of sampling-based multiplying delay-locked loop (MDLL)
AssigneeQUALCOMM Incorporated
InventorsMasoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsMasoud Moslehi Bajestan, Marco Zanuso, Razak Hossain, Hasnain Lakdawala
Estimating the term…
An apparatus implements a multiplying delay-locked loop (MDLL) including a sampler to be calibrated. In an example aspect, an apparatus includes an MDLL and a sampler calibrator. The MDLL includes a locked-loop feedforward path with a sampler, a control output, a feedback input, and a reference input coupled to a reference signal source. The MDLL also includes a VCO, a multiplexer, and a divider. The VCO includes a VCO input, a VCO output, and a control input coupled to the control output. The multiplexer includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the VCO input. The divider is coupled between the VCO output and the feedback input. The sampler calibrator includes a first input coupled to the reference signal source, a second input coupled to the VCO output, and an output coupled to the sampler.
An apparatus comprising:
An apparatus for calibrating a multiplying delay-locked loop (MDLL), the apparatus comprising:
A method for operating a multiplying delay-locked loop (MDLL), the method comprising:
An apparatus comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.