Back to results
US 11,387,831 B2Granted
Dynamic calibration of frequency and power storage interface
AssigneeWestern Digital Technologies, Inc.
InventorsYonatan Tzafrir, Mordekhay Zehavi, Eyal Widder
Life of this patent
Estimating the term…
Abstract
A data storage device includes a controller and a memory. The controller includes a host interface and a memory interface. The controller receives inputs from the host, internal storage device inputs, device lifetime calculations, temperature readings and voltage readings. The controller then dynamically adjusts the frequency and voltage for the memory interface based upon the inputs received. As such, the memory interface operates are optimum conditions.
Claims20
A method, comprising:
- determining initial values of a memory interface of a data storage device, wherein the initial values include a minimum write frequency, a minimum read frequency, a maximum write frequency and a maximum read frequency;
- receiving an input trigger;
- adjusting frequency and voltage of the memory interface, wherein the adjusting comprises:
- performing a first operation at a first frequency to determine a first data pattern;
- performing a second operation at a second frequency to determine a second data pattern;
- determining whether the first pattern equals the second data pattern;
- and
- adjusting the first frequency in response to the determining whether the first data pattern equals the second data pattern, wherein the first frequency is increased when the first data pattern equals the second data pattern, and wherein the first frequency is decreased when the first data pattern is not equal to the second data pattern;
- calibrating the frequency to obtain a maximum possible frequency for the memory interface;
- and
- checking a transmitted pattern across the memory interface for errors.
8 more elements
A method, comprising:
- determining initial values of a memory interface of a data storage device, wherein the initial values include a minimum write frequency, a minimum read frequency, a maximum write frequency and a maximum read frequency;
- decreasing or increasing the frequency of the memory interface, wherein the decreasing or increasing comprises:
- performing a first operation at a first frequency to determine a first data pattern;
- performing a second operation at a second frequency to determine a second data pattern;
- determining whether the first pattern equals the second data pattern;
- and
- adjusting the first frequency in response to the determining whether the first data pattern equals the second data pattern, wherein the first frequency is increased when the first data pattern equals the second data pattern, and wherein the first frequency is decreased when the first data pattern is not equal to the second data pattern;
- increasing voltage to the memory interface;
- and
- repeating the determining, decreasing and increasing while ensuring a number of errors observed remains below a predefined threshold.
7 more elements
A method, comprising:
- a step for adjusting one or more of a frequency of a timing signal or a voltage of a memory interface within a constraint and based upon information received from one or more of an internal inputs monitor, host inputs module, device lifetime monitor, temperature sensor, and voltage sensor;
- a step for determining values for maximum read and write frequencies;
- a step for determining values for minimum read and write frequencies;
- a step for determining maximum power for read and write voltages;
- a step for decreasing frequency and increasing voltage;
- a step for calibrating maximum frequency for read and write;
- a step for checking for errors on one or more transmitted patterns over the memory interface;
- a step for determining a first data pattern at a first frequency;
- a step for determining a second data pattern at a second frequency;
- a step for determining, using the plurality of latches working in conjunction with a controller, whether the first data pattern equals the second data pattern;
- a step for increasing the first frequency if the first data pattern equals the second data pattern;
- and
- a step for decreasing the first frequency if the first data pattern does not equal the second data pattern.
10 more elements
Dependencies are inferred from the claim text.