Level conversion device and method
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYu-Lun Ou, Wei-Chih Hsieh, Shang-Chih Hsieh
Life of this patent
Estimating the term…
Abstract
A device is disclosed and includes a first transistor, a second transistor, and a first current limiter. First terminals of the first and second transistors are coupled to an output terminal, and gate terminals of the first and second transistors receive a first input signal. A first terminal of the first current limiter is coupled to a second terminal of the first transistor to output a first output signal, and a second terminal of the first current limiter is coupled to a second terminal of the second transistor to output a second output signal. A third output signal at the output terminal has a logic value different from that of the first input signal.
Claims20
A device, comprising:
- a first transistor and a second transistor, wherein first terminals of the first and second transistors are coupled to an output terminal, and gate terminals of the first and second transistors are configured to receive a first input signal;
- and
- a first current limiter, wherein a first terminal of the first current limiter is coupled to a second terminal of the first transistor to output a first output signal, and a second terminal of the first current limiter is coupled to a second terminal of the second transistor to output a second output signal;
- wherein a third output signal at the output terminal has a logic value different from that of the first input signal.
A device, comprising:
- a level shifter, comprising a first transistor and a second transistor, wherein a gate terminal of the first transistor is configured to receive a first input signal, and a gate terminal of the second transistor is configured to receive a second input signal having a logic value different from that of the first input signal;
- a third transistor having a first terminal coupled to a first output terminal of the level shifter to receive a first output signal and a gate terminal to receive the second input signal;
- and
- a fourth transistor having a first terminal coupled to a second output terminal, different from the first output terminal, of the level shifter to receive a second output signal and a gate terminal configured to receive the second input signal;
- wherein the first output signal and the second output signal have logic values different from each other.
A method, comprising:
- in response to a first input signal having a first logic level, generating, by a level shifter, a first output signal at a first output terminal of the level shifter;
- in response to the first input signal having a second logic level, generating, by the level shifter, a second output signal at a second output terminal of the level shifter;
- receiving, by a selector, the first output signal at a first input terminal of the selector and the second output signal at a second input terminal of the selector;
- and
- selecting, by the selector, the first output signal or the second output signal as a selected signal to be output to an output stage in response to the first input signal received at both of a third input terminal of the selector and a fourth input terminal of the selector,
- wherein the first to fourth terminals of the selector are different from each other.
Dependencies are inferred from the claim text.