Three-dimensional semiconductor device having vertical channel extending through horizontal layer structure and method of fabricating same
AssigneeImec Vzw
InventorAntonio Arreghini
Life of this patent
Estimating the term…
Loading patent…
AssigneeImec Vzw
InventorAntonio Arreghini
Estimating the term…
The disclosed technology generally relates to semiconductor devices, and more particularly to three-dimensional semiconductor devices. In one aspect, a method of manufacturing a three-dimensional (3D) semiconductor device includes providing a horizontal layer structure above a substrate and forming an opening that extends vertically through the horizontal layer structure to the substrate. The method additionally includes lining an inside vertical surface of the opening with a gate stack and lining the inside vertical surface of the opening having the gate stack formed thereon with a sacrificial material layer. The method additionally includes filling the opening with a filling material and removing the sacrificial material layer to form a recess. The method further includes forming the channel by epitaxially growing, in the recess, a channel material upwards from the substrate.
A method of manufacturing a three-dimensional (3D) semiconductor device comprising one or more cells each comprising a gate structure and a channel, the method comprising:
Dependencies are inferred from the claim text.