Method and system for improving word line data retention for memory blocks
AssigneeWestern Digital Technologies, Inc.
InventorsAmiya Banerjee, Vinayak Bhat, Nikhil Arora
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestern Digital Technologies, Inc.
InventorsAmiya Banerjee, Vinayak Bhat, Nikhil Arora
Estimating the term…
Storage devices are capable of utilizing failed bit count (FBC) reduction devices to reduce FBCs for word lines in blocks. An FBC reduction device may include a FBC count component, a threshold component, a pre-verify component, and a soft program component. The FBC count component may access the FBC for the word line, where the block has unprogrammed word lines in an unprogrammed region separated from programmed word lines of a programmed region by the word line. The threshold component may determine whether the FBC of the word line exceeds a predetermined threshold. When the FBC exceeds the threshold, the pre-verify component may perform pre-verify operations on the programmed region. The soft program component may program the word line with first data equal to second data programmed in a second block. In response to disabling pre-verify operations, the program component may program the unprogrammed word lines in the unprogrammed region.
A method for managing a block in a storage device, comprising:
A storage device, comprising:
A storage device, comprising:
Dependencies are inferred from the claim text.