Dynamic cache control mechanism
AssigneeIntel Corporation
InventorsSudarshanram Shetty, Ping Hang Cheung, Aravindh Anantaraman, Travis Schluessler
Life of this patent
Estimating the term…
Abstract
An apparatus to facilitate dynamic cache control is disclosed. The apparatus includes one or more processors to profile execution characteristics of a graphics workload at a processing resource to generate profile data indicating a quantity of cache hits that occur at a cache memory and apply one or more cache settings to the cache memory based on the profile data.
Claims15
An apparatus to facilitate dynamic cache control, comprising:
- one or more processors to profile execution characteristics of a graphics workload at each of a plurality of processing resources to generate profile data indicating a quantity of cache hits that occur at a cache memory, including monitoring cache hits to each of a plurality of cache chunks and recording the cache hits in a plurality of sector maps, retrieve the profile data from the sector map indicating frequently used cache lines and apply one or more cache settings to the cache memory based on the retrieved frequently used cache lines indicated in the profile data, wherein each of the plurality of sector maps is associated with an identified critical resource, wherein a critical resource comprises a resource continuously accessed during a processing time of an image frame or consumed for a significant time period during the processing time of the image frame.
A method to facilitate dynamic cache control, comprising:
- profiling execution characteristics of a graphics workload at each of a plurality of processing resources to generate profile data indicating a quantity of cache hits that occur at a cache memory, including:
- monitoring cache hits to a cache memory during execution of the graphics workload;
- and
- recording the cache hits to the cache memory in a plurality of sector maps as profile data, wherein each of the plurality of sector maps is associated with an identified critical resource, wherein a critical resource comprises a resource continuously accessed during a processing time of an image frame or consumed for a significant time period during the processing time of the image frame;
- retrieving the profile data from the sector map indicating frequently used cache lines;
- and applying one or more cache settings to the cache memory based on the profile data.
At least one non-transitory computer readable medium having instructions stored thereon, which when executed by one or more processors, cause the processors to:
- profile execution characteristics of a graphics workload at each of a plurality of processing resources to generate profile data indicating a quantity of cache hits that occur at a cache memory, including:
- monitoring cache hits to a cache memory during execution of the graphics workload;
- and recording the cache hits to the cache memory in a plurality of sector maps as profile data, wherein each of the plurality of sector maps is associated with an identified critical resource, wherein a critical resource comprises a resource continuously accessed during a processing time of an image frame or consumed for a significant time period during the processing time of the image frame;
- retrieving the profile data from the sector map indicating frequently used cache lines;
- and apply one or more cache settings to the cache memory based on the profile data.
Dependencies are inferred from the claim text.