Apparatus and method for scalable error detection and reporting
AssigneeIntel Corporation
InventorsBalaji Vembu, Bryan White, Ankur Shah, Murali Ramadoss, David Puffer, Altug Koker, Aditya Navale, Mahesh Natu
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsBalaji Vembu, Bryan White, Ankur Shah, Murali Ramadoss, David Puffer, Altug Koker, Aditya Navale, Mahesh Natu
Estimating the term…
Apparatus and method for scalable error reporting. For example, one embodiment of an apparatus comprises error detection circuitry to detect an error in a component of a first tile within a tile-based hierarchy of a processing device; error classification circuitry to classify the error and record first error data based on the classification; a first tile interface to combine the first error data with second error data received from one or more other components associated with the first tile to generate first accumulated error data; and a master tile interface to combine the first accumulated error data with second accumulated error data received from at least one other tile interface to generate second accumulated error data and to provide the second accumulated error data to a host executing an application to process the second accumulated error data.
An apparatus comprising:
A method comprising:
A non-transitory machine-readable medium having program code stored thereon which, when executed by a machine, causes the machine to perform:
Dependencies are inferred from the claim text.