Secure computation apparatus, system, method and program
AssigneeNEC Corporation
InventorsToshinori Araki, Kazuma Ohara, Jun Furukawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorsToshinori Araki, Kazuma Ohara, Jun Furukawa
Estimating the term…
A bit-decomposition secure computation apparatus uses r1, r2, and r3 satisfying w=r1+r2+r3 mod 2{circumflex over ( )}n as share information of (2, 3) threshold type RSS (Replicated Secret Sharing) stored in a share value storage apparatus, and includes an addition sharing part that sums two values out of the share information by modulo 2{circumflex over ( )}n arithmetic and distributes the sum using (2, 3) type RSS; and a full adder secure computation part that adds the value generated by the addition sharing part by distributing the sum of the two values to share information of one remaining value other than the two values used by the addition sharing part for each digit by using secure computation of a full adder.
A secure computation apparatus comprising:
A secure computation apparatus comprising:
A secure computation method for three sets of secure computation apparatuses constituting a secure computation system, each of the secure computation apparatus comprising:
A non-transitory computer readable medium storing a program causing a computer apparatus comprising:
Dependencies are inferred from the claim text.