Output circuit
AssigneeKioxia Corporation
InventorsYousuke Hagiwara, Kensuke Yamamoto, Takeshi Hioka, Satoshi Inoue
Life of this patent
Estimating the term…
Abstract
In general, according to one embodiment, an output circuit includes first to third power supply lines, a pad, first to second transistors, and a first circuit. A first end of the first transistor is coupled to the first power supply line. A second end of the first transistor is coupled to the pad. A first end of the second transistor is coupled to the second power supply line. A second end of the second transistor is coupled to the pad. The first circuit is coupled to each of the third power supply line and a gate of the first transistor. In a first case, the first circuit applies a fourth voltage to the gate of the first transistor.
Claims16
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the first transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the first transistor,
- in a second case, the first circuit causes the third power supply line and the gate of the first transistor to be electrically non-coupled,
- each of the third voltage and the fourth voltage is higher than the first voltage, and
- the first transistor is a P-type MOSFET.
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the first transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the first transistor,
- in a second case, the first circuit causes the third power supply line and the gate of the first transistor to be electrically non-coupled,
- in the first case, the first transistor causes the first power supply line and the pad to be electrically non-coupled, and
- wherein the first circuit comprises a sixth transistor with one end being coupled to the third power supply line, and a second end being coupled to the gate of the first transistor.
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the first transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the first transistor,
- in a second case, the first circuit causes the third power supply line and the gate of the first transistor to be electrically non-coupled,
- in the first case, the first transistor causes the first power supply line and the pad to be electrically non-coupled, and
- wherein the first circuit comprises a seventh transistor, a first resistor, and a first current source, which are coupled in series between the third power supply line and the second power supply line, and
- wherein:
- in the first case, the seventh transistor enters the ON state, and the first current source supplies a first current, and
- in the second case, the seventh transistor enters the OFF state, and the first current source does not supply current.
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the second transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the second transistor, and
- in a second case, the first circuit causes the third power supply line and the gate of the second transistor to be electrically non-coupled,
- each of the third voltage and the fourth voltage is lower than the second voltage, and
- the second transistor is an N-type MOSFET.
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the second transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the second transistor,
- in a second case, the first circuit causes the third power supply line and the gate of the second transistor to be electrically non-coupled,
- in the first case, the second transistor causes the second power supply line and the pad to be electrically non-coupled, and
- wherein the first circuit comprises a sixth transistor with a first end being coupled to the third power supply source, and a second end being coupled to the gate of the second transistor.
An output circuit comprising:
- a first power supply line;
- a second power supply line;
- a third power supply line;
- a pad;
- a first transistor with a first end being coupled to the first power supply line, and a second end being coupled to the pad;
- a second transistor with a first end being coupled to the second power supply line, and a second end being coupled to the pad;
- and
- a first circuit coupled to each of the third power supply line and a gate of the second transistor,
- wherein:
- a first voltage is applied to the first power supply line,
- a second voltage which is lower than the first voltage is applied to the second power supply line,
- a third voltage which is different from both the first and second voltages is applied to the third power supply line, and
- wherein:
- in a first case, the first circuit applies a fourth voltage to the gate of the second transistor,
- in a second case, the first circuit causes the third power supply line and the gate of the second transistor to be electrically non-coupled,
- in the first case, the second transistor causes the second power supply line and the pad to be electrically non-coupled, and
- wherein the first circuit comprises a seventh transistor, a first resistor, and a first current source, which are coupled in series between the first power supply line and the third power supply line,
- wherein:
- in the first case, the seventh transistor enters the ON state, and the first current source supplies a first current, and
- in the second case, the seventh transistor enters the OFF state, and the first current source does not supply the first current.
Dependencies are inferred from the claim text.