Programmable neuron for analog non-volatile memory in deep learning artificial neural network
AssigneeSilicon Storage Technology, Inc.
InventorsHieu Van Tran, Stanley Hong, Anh Ly, Thuan Vu, Hien Pham, Kha Nguyen, Han Tran
Life of this patent
Estimating the term…
Abstract
Numerous embodiments for processing the current output of a vector-by-matrix multiplication (VMM) array in an artificial neural network are disclosed. The embodiments comprise a summer circuit and an activation function circuit. The summer circuit and/or the activation function circuit comprise circuit elements that can be adjusted in response to the total possible current received from the VMM to optimize power consumption.
Claims39
An artificial neural network, comprising:
- a vector-by-matrix multiplication array comprising rows and columns of flash memory cells;
- a summer circuit for receiving a current from the vector-by-matrix multiplication array and for generating an output voltage in response to the received current, the summer circuit comprising an adjustable circuit element a variable resistor;
- and
- a control system for adjusting the variable resistor in response to a set of bits, wherein the set of bits comprises one or more of configuration bits and trim bits.
An artificial neural network, comprising:
- a vector-by-matrix multiplication array comprising rows and columns of flash memory cells;
- a summer circuit for receiving a differential input current signal from the vector-by matrix multiplication array and for generating an output voltage in response to the differential input current signal, the summer circuit comprising a variable resistor;
- and
- a control system for adjusting the variable resistor in response to a set of bits, wherein the set of bits comprises one or more of configuration bits and trim bits.
A programmable neuron for an artificial neural network, comprising:
- a vector-by-matrix multiplication array comprising rows and columns of flash memory cells;
- a neuron output circuit for receiving a current from the vector-by-matrix multiplication array and for generating an output in response to the received current, the neuron output circuit comprising an adjustable circuit element comprising a variable resistor;
- and a control system for adjusting the adjustable circuit element in response to a set of bits, wherein the variable resistor is configured by the set of bits and the set of bits comprises one or more of configuration bits and trimbits.
Dependencies are inferred from the claim text.