# US 11,309,913 B2 · Zero padding apparatus for encoding variable-length signaling information and zero padding method using same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 11,309,913 B2
- Document ID: US11309913B2
- Status: Granted
- Kind: B2
- Application number: 17/016,479
- Filed: 2020-09-10
- Published: 2020-12-31
- Granted: 2022-04-19
- Earliest claimed: 2015-02-27
- Assignees: Electronics and Telecommunications Research Institute
- Applicants: Electronics and Telecommunications Research Institute
- Inventors: Sung-Ik Park; Sun-Hyoung Kwon; Jae-Young Lee; Heung-Mook Kim
- Web page: https://patentgrep.com/patent/US11309913B2

## CPC

- H03M 13/1102: {Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes}
- H03M 13/116: {Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices}
- H03M 13/2778: {Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices}
- H03M 13/2903: {Methods and arrangements specifically for encoding, e.g. parallel encoding of a plurality of constituent codes}
- H03M 13/618: {Shortening and extension of codes}
- H03M 13/152: {Bose-Chaudhuri-Hocquenghem [BCH] codes}
- H03M 13/253: {with concatenated codes}
- H03M 13/255: {with Low Density Parity Check [LDPC] codes}
- H03M 13/2906: {using block codes (H03M13/2957 takes precedence)}
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

## Abstract

A zero padding apparatus and method for variable length signaling information are disclosed. A zero padding apparatus according to an embodiment of the present invention includes a processor configured to generate a LDPC information bit string by deciding a number of groups whose all bits are to be filled with 0 using a difference between a length of the LDPC information bit string and a length of a BCH-encoded bit string, selecting the groups using a shortening pattern order to fill all the bits of the groups with 0, and filling at least a part of remaining groups, which are not filled with 0, with the BCH-encoded bit string; and memory configured to provide the LDPC information bit string to an LDPC encoder.

## Claims

### Claim 1

An inverse zero padding apparatus, comprising:
memory configured to store an LDPC information bit string restored from an LDPC decoder; and
a processor configured to select groups whose all bits are filled with 0 corresponding to a shortening pattern order and generate a BCH-encoded bit string from the LDPC information bit string using remaining groups exclusive of the groups,
wherein the shortening pattern order corresponds to an order of an 8th group indexed as 7, a 9th group indexed as 8, a 6th group indexed as 5, a 5th group indexed as 4, a 2nd group indexed as 1, a 3rd group indexed as 2, a 7th group indexed as 6, a 4th group indexed as 3, and a first group indexed as 0, and
wherein the LDPC information bit string is recovered from a transmission signal, and the transmission signal is generated after performing parity permutation which is performed by group-wise interleaving corresponding to an order of group-wise interleaving and parity puncturing which is performed after the parity permutation.

### Claim 2 (depends on 1)

The inverse zero padding apparatus of claim 1, wherein the BCH-encoded bit string corresponds to variable length signaling information.

### Claim 3 (depends on 2)

The inverse zero padding apparatus of claim 2, wherein each of the groups includes 360 bits, the LDPC information bit string includes 3240 bits, and the LDPC decoder corresponds to an LDPC codeword whose length is 16200 and whose code rate is 3/15.

### Claim 4

An inverse zero padding method, comprising:
storing an LDPC information bit string restored from an LDPC decoder; and
generating a BCH-encoded bit string from the LDPC information bit string using remaining groups exclusive of groups whose all bits are filled with 0, the groups selected corresponding to a shortening pattern order,
wherein the shortening pattern order corresponds to an order of an 8th group indexed as 7, a 9th group indexed as 8, a 6th group indexed as 5, a 5th group indexed as 4, a 2nd group indexed as 1, a 3rd group indexed as 2, a 7th group indexed as 6, a 4th group indexed as 3, and a first group indexed as 0, and
wherein the LDPC information bit string is recovered from a transmission signal, and the transmission signal is generated after performing parity permutation which is performed by group-wise interleaving corresponding to an order of group-wise interleaving and parity puncturing which is performed after the parity permutation.