Back to results
US 11,239,944 B1Granted
Methods and devices for rate adaptive forward error correction using a flexible irregular error correcting code
AssigneeHuawei Technologies Co., Ltd.
InventorChunpo Pan
Life of this patent
Estimating the term…
Abstract
Methods and devices for performing rate adaptive forward error correction using a flexible irregular error-correcting code, such as a staircase code. Each codeword of the ECC uses one of two or more different encodings, each encoding having a different number of parity bits. By adjusting the proportions of codewords of each encoding included in a data block, the FEC overhead can be finely adjusted, achieving flexible levels of FEC overhead in response to increased or decreased noise or perturbations in a communication channel. Three types of flexible irregular zipper codes are described: general zipper codes, staircase codes, and oFEC codes.
Claims18
A method comprising:
- receiving, at a forward error correction (FEC) encoder of a transmitter, a digital data signal comprising a plurality of data bits;
- generating, at the FEC encoder, a FEC enabled data signal encoded as a staircase code,
- the FEC enabled data signal comprising a sequence of data blocks alternating between row-wise data blocks and column-wise data blocks;
- each row-wise data block comprising a plurality of rows, the plurality of rows defining a plurality of columns, each row comprising:
- a data bit sequence comprising one or more of the data bits;
- and
- a parity bit sequence comprising one or more parity bits, each parity bit sequence being based on its respective data bit sequence and a corresponding row of a prior column-wise data block;
- each column-wise data block comprising a plurality of columns, the plurality of columns defining a plurality of rows, each column comprising:
- a data bit sequence comprising one or more of the data bits;
- and
- a parity bit sequence comprising one or more parity bits, each parity bit sequence being based on its respective data bit sequence and a corresponding column of a prior row-wise data block;
- each data block including at least one parity bit sequence of a first encoding and at least parity bit sequence of a second encoding;
- each parity bit sequence of the first encoding having a first predetermined number of parity bits;
- each parity bit sequence of the second encoding having a second predetermined number of parity bits greater than the first predetermined number;
- and
- transmitting the FEC enabled data signal.
13 more elements
A transmitter, comprising:
- a forward error correction (FEC) encoder configured to:
- receive, at a forward error correction (FEC) encoder of a transmitter, a digital data signal comprising a plurality of data bits;
- generate, at the FEC encoder, a FEC enabled data signal encoded as a staircase code,
- the FEC enabled data signal comprising a sequence of data blocks alternating between row-wise data blocks and column-wise data blocks;
- each row-wise data block comprising a plurality of rows, the plurality of rows defining a plurality of columns, each row comprising:
- a data bit sequence comprising one or more of the data bits;
- and
- a parity bit sequence comprising one or more parity bits, each parity bit sequence being based on its respective data bit sequence and a corresponding row of a prior column-wise data block;
- each column-wise data block comprising a plurality of columns, the plurality of columns defining a plurality of rows, each column comprising:
- a data bit sequence comprising one or more of the data bits;
- and
- a parity bit sequence comprising one or more parity bits, each parity bit sequence being based on its respective data bit sequence and a corresponding column of a prior row-wise data block;
- each data block including at least one parity bit sequence of a first encoding and at least parity bit sequence of a second encoding;
- each parity bit sequence of the first encoding having a first predetermined number of parity bits;
- each parity bit sequence of the second encoding having a second predetermined number of parity bits greater than the first predetermined number;
- and
- transmit the FEC enabled data signal.
14 more elements
Dependencies are inferred from the claim text.