Back to results
US 11,237,614 B2Granted
Multicore processor with a control register storing an indicator that two or more cores are to operate at independent performance states
AssigneeIntel Corporation
InventorsMalini K. Bhandaru, Eric J. Dehaemer, Scott P. Bobholz, Raghunandan Makaram, Vivek Garg
Life of this patent
Estimating the term…
Abstract
In one embodiment, a multicore processor includes cores that can independently execute instructions, each at an independent voltage and frequency. The processor may include a power controller having logic to provide for configurability of power management features of the processor. One such feature enables at least one core to operate at an independent performance state based on a state of a single power domain indicator present in a control register. Other embodiments are described and claimed.
Claims20
A processor comprising:
- a plurality of cores formed on a single semiconductor die, a core of the plurality of cores to execute one or more threads;
- the core of the plurality of cores comprising:
- a fetch unit to fetch instructions from an instruction cache;
- a decode unit to decode the instructions;
- and
- a plurality of execution units to perform out-of-order execution of the instructions;
- at least one private cache formed on the single semiconductor die and associated with the core of the plurality of cores;
- a shared cache formed on the single semiconductor die, the shared cache coupled to at least some of the plurality of cores;
- at least one control register to store a first indication that two or more cores of the plurality of cores are to operate at independent performance states;
- a power controller formed on the single semiconductor die, the power controller to:
- control a plurality of voltage regulators to provide a voltage to a first core of the plurality of cores independently of a voltage to one or more other cores;
- determine whether to update the voltage of the first core based on a workload of the first core, thermal constraints, activity counters, or a combination thereof;
- cause a frequency to be provided to the first core independently of another frequency to be provided to the one or more other cores;
- and
- control at least one additional voltage regulator to provide a different voltage to processor circuitry external to the plurality of cores;
- a graphics engine formed on the single semiconductor die;
- and
- a Peripheral Component Interconnect Express interface formed on the single semiconductor die.
15 more elements
A processor comprising:
- a plurality of cores formed on a single semiconductor die, a core of the plurality of cores to execute one or more threads;
- the core of the plurality of cores comprising:
- a fetch unit to fetch instructions from an instruction cache;
- a decode unit to decode the instructions;
- and
- a plurality of execution units to perform out-of-order execution of the instructions;
- at least one private cache formed on the single semiconductor die and associated with the core of the plurality of cores;
- a shared cache formed on the single semiconductor die, the shared cache coupled to at least some of the plurality of cores;
- at least one register to store independent performance state information for at least some of the plurality of cores;
- a power controller formed on the single semiconductor die, the power controller to:
- control a plurality of voltage regulators to provide a voltage to a first core of the plurality of cores independently of a voltage to one or more other cores;
- determine whether to update the voltage of the first core based on a workload of the first core, thermal constraints, activity counters, or a combination thereof;
- cause a frequency to be provided to the first core independently of another frequency to be provided to the one or more other cores;
- and
- control at least one additional voltage regulator to provide a different voltage to processor circuitry external to the plurality of cores;
- a graphics engine formed on the single semiconductor die;
- and
- a Peripheral Component Interconnect Express interface formed on the single semiconductor die.
15 more elements
A system on chip (SoC) comprising:
- a plurality of cores formed on a single semiconductor die, a core of the plurality of cores comprising an out-of-order processor;
- the core of the plurality of cores comprising:
- a fetch unit to fetch instructions from an instruction cache;
- a decode unit to decode the instructions;
- and
- a plurality of execution units comprising at least one single instruction multiple data unit to execution at least some of the instructions;
- at least one control register to store a first indication that two or more cores of the plurality of cores are to operate at independent performance states;
- a power controller formed on the single semiconductor die, the power controller to:
- control a plurality of voltage regulators to provide a voltage to a first core of the plurality of cores independently of a voltage to one or more other cores;
- determine whether to update the voltage of the first core based on a workload of the first core, thermal constraints, activity counters, or a combination thereof;
- cause a frequency to be provided to the first core independently of another frequency to be provided to the one or more other cores;
- and
- control at least one additional voltage regulator to provide a different voltage to processor circuitry external to the plurality of cores;
- an integrated memory controller formed on the single semiconductor die;
- and
- a Peripheral Component Interconnect Express interface formed on the single semiconductor die.
13 more elements
Dependencies are inferred from the claim text.