Handling loss of power for uninterruptible power supply efficiency
AssigneeIntel Corporation
InventorsChia-Hung S. Kuo, Philip Lehwalder, Arik Gihon
Life of this patent
Estimating the term…
Abstract
Described are mechanisms and methods for reducing CPU power upon interruption of a supplied power. In some embodiments, an apparatus may comprise an input to receive an indicator that a supply voltage to a computer system has been interrupted. The apparatus may comprise an output to provide an indicator to reduce a processor power consumption level. The apparatus may also comprise a circuitry to establish the indicator to reduce the processor power level based upon the indicator that the supply voltage to the computer system has been interrupted.
Claims19
An uninterruptible power supply, comprising:
- a memory to store instructions;
- and
- a processor to execute the instructions to:
- pass alternating current (AC) power from an AC power supply to a computer system;
- detect a power loss in the AC power supply;
- and
- in response to the detecting of the power loss, provide a signal to the computer system indicating the power loss and provide AC power based on a battery to the computer system,
- wherein to provide the AC power based on the battery to the computer system, the uninterruptible power supply is to provide an AC power which is greater than a rated continuous maximum power of the uninterruptible power supply for a window of time,
- wherein a processor of the computer system is to flush at least a portion of contents of a volatile memory to a non-volatile memory during the window of time and in response to the signal while the uninterruptible power supply is providing the AC power in excess of its rated continuous maximum power.
A computer system, comprising:
- a power supply unit (PSU);
- a volatile memory and a non-volatile memory to be powered by the PSU;
- and
- a processor to be powered by the PSU;
- wherein:
- the PSU is to be:
- powered by an alternating current (AC) power supply at a power supply rating of the PSU;
- subsequently powered by an AC power based on a battery of an uninterruptible power supply (UPS) at the power supply rating of the PSU during a window of time following an interruption in the AC power supply, wherein the UPS is temporarily overloaded relative to a rated continuous maximum power of the UPS to provide the AC power at the power supply rating of the PSU;
- and
- powered by the AC power based on the battery of the UPS at a power level which is less than or equal to the rated continuous maximum power of the UPS, subsequent to the window of time;
- and
- the processor is to receive a signal from the UPS indicating the interruption in the AC power supply and, in response to the signal, to flush at least a portion of contents of the volatile memory to the non-volatile memory and to throttle a frequency of the processor during the window of time while the UPS is temporarily overloaded.
A system comprising:
- an Uninterruptible Power Supply (UPS);
- and
- a computer system comprising an interface, a processor, a power supply unit (PSU), a volatile memory and a non-volatile memory;
- wherein:
- the UPS is to detect that an Alternating Current (AC) power supplied to the computer system has been interrupted and, in response to the detection, operate in an overload condition relative to a rated continuous maximum power of the UPS in a window of time, the overload condition is to supply AC power to the computer system based on a battery at a power level which matches a power supply rating of the PSU, the UPS is further to provide a signal to the interface indicating the AC power supplied to the computer system has been interrupted;
- and
- the processor, in response to receiving the signal from the interface, is to flush data from the volatile memory to the non-volatile memory during the window of time while the UPS operates in the overload condition.
Dependencies are inferred from the claim text.