Shallow trench isolation for integrated circuits
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsGulbagh Singh, Hsin-Chi Chen, Kun-Tsang Chuang
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsGulbagh Singh, Hsin-Chi Chen, Kun-Tsang Chuang
Estimating the term…
The present disclosure describes a fabrication method that can form air-gaps in shallow trench isolation structures (STI) structures. For example, the method includes patterning a semiconductor layer over a substrate to form semiconductor islands and oxidizing the sidewall surfaces of the semiconductor islands to form first liners on the sidewall surfaces. Further, the method includes depositing a second liner over the first liners and the substrate and depositing a first dielectric layer between the semiconductor islands. The second liner between the first dielectric layer and the first liners is removed to form openings between the first dielectric layer and the first liners. A second dielectric layer is deposited over the first dielectric layer to enclose the openings and form air-gaps between the first dielectric layer and the first liners so that the gaps are positioned along the first liners.
A structure, comprising:
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.