Memory device and operating method using the same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorYu-Der Chih
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorYu-Der Chih
Estimating the term…
A memory device that includes a memory array, a program circuit, a verify circuit and a controller is introduced. The program circuit is configured to apply a program pulse to at least one memory cell to set the at least one memory cell to a target state. The verify circuit is configured to perform a verify operation to determine whether the at least one memory cell reaches the predetermine threshold and to determine a number of failed memory cells among the at least one memory cell in response to determining that at least one of the at least one memory cell does not reach the target state. The controller is configured to adjust the program pulse according to the number of the failed memory cells to generate an adjusted program pulse that is applied to the failed memory cells to set the failed memory cells to the target state.
An operating method of a memory device having a plurality of memory cells, the operating method comprising:
An operating method of a memory device having a plurality of memory cells, the method comprising:
A memory device, comprising:
Dependencies are inferred from the claim text.