Method implemented on computer system executing instructions for semiconductor design simulation
AssigneeSamsung Electronics Co., Ltd.
InventorsSeungki Nam, Jungil Son, Sungwook Moon
Life of this patent
Estimating the term…
Abstract
Disclosed is a method implemented with a computer system executing instructions for a semiconductor design simulation. The method includes generating a plurality of floor plans placing a plurality of circuit blocks differently, generating a plurality of power models from the plurality of floor plans, and selecting a layout corresponding to one of the plurality of floor plans by selecting at least one power model satisfying system requirements from among the plurality of power models.
Claims20
A method implemented with a computer system executing instructions for a semiconductor design simulation, the method comprising:
- generating a plurality of floor plans, each of the plurality of floor plans including a plurality of circuit blocks placed differently;
- generating a plurality of power models from the plurality of floor plans;
- and
- selecting a layout corresponding to one of the plurality of floor plans by selecting at least one power model satisfying system requirements from among the plurality of power models.
A method implemented with a computer system executing instructions for a semiconductor design simulation, the method comprising:
- generating a plurality of floor plans, each of the plurality of floor plans including a plurality of circuit blocks placed differently;
- generating a plurality of power bump and ball models from the plurality of floor plans;
- and
- generating a plurality of board power models from the plurality of power bump and ball models.
A method implemented with a computer system executing instructions for a semiconductor design simulation, the method comprising:
- generating a plurality of floor plans, each of the plurality of floor plans including a plurality of circuit blocks placed differently;
- and
- generating a plurality of power bump models from the plurality of circuit blocks.
Dependencies are inferred from the claim text.