Quality of service for input/output memory management unit
AssigneeAdvanced Micro Devices, Inc.
InventorsArkaprava Basu, Michael LeBeane, Eric Van Tassell
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsArkaprava Basu, Michael LeBeane, Eric Van Tassell
Estimating the term…
A data processing system includes a memory, a group of input/output (I/O) devices, an input/output memory management unit (IOMMU). The IOMMU is connected to the memory and adapted to allocate a hardware resource from among a group of hardware resources to receive an address translation request for a memory access from an I/O device. The IOMMU detects address translation requests from the plurality of I/O devices. The IOMMU reorders the address translation requests such that an order of dispatching an address translation request is based on a policy associated with the I/O device that is requesting the memory access. The IOMMU selectively allocates a hardware resource to the input/output device, based on the policy that is associated with the I/O device in response to the reordering.
A data processing system, comprising:
A data processing system, comprising:
A method for generating a physical address in response to an address translation request in an input/output memory management unit (IOMMU), comprising:
Dependencies are inferred from the claim text.