Logical memory unit for flash memory
AssigneeProton World International N.V.
InventorsYoussef Ahssini, Guy Restiau
Life of this patent
Estimating the term…
Abstract
The disclosure concerns a flash memory interface having a memory management unit including a comparator configured to determine whether an address of a flash memory access operation corresponds to a logical address or a physical address by comparing the address with one or more address ranges and a logical memory unit configured to convert logical addresses into physical addresses and to provide the physical addresses to the flash memory. The memory management unit is configured to direct physical addresses to the flash memory and to direct logical addresses to the logical memory unit for conversion into physical addresses.
Claims18
A flash memory interface for providing an interface to a flash memory, the flash memory interface comprising:
- a first hardware circuit including a memory management unit including a comparator configured to determine whether an address of a flash memory access operation is a logical address or a physical address by determining whether the address of the flash memory access operation corresponds to a physical memory zone of a flash memory or a logical memory zone of the flash memory by comparing the address of the flash memory access operation with one or more address ranges;
- and
- a second hardware circuit including a logical memory unit configured to convert input logical addresses into converted physical addresses and to provide the converted physical addresses to the flash memory;
- wherein the memory management unit is configured to direct the physical address to the flash memory, without passing through the logical memory unit, in response to determining that the address of the flash memory access operation is a physical address, and to direct the logical address to the logical memory unit for conversion into one of the converted physical addresses in response to determining that the address of the flash memory access operation is a logical address.
A data processing system comprising:
- a processing unit;
- a flash memory including a physical memory zone and logical memory zone;
- and
- a flash memory interface configured to provide an interface between the processing unit and the flash memory, the flash memory interface including:
- a first hardware circuit including a memory management unit including an address comparator arranged to determine if an input address is an input physical address or an input logical address by determining whether the address of the flash memory access operation corresponds to the physical memory zone of the flash memory or the logical memory zone of the flash memory by comparing the address of the flash memory access operation with one or more address ranges;
- and
- a second hardware circuit including a physical address generator configured to convert the input logical address to a converted physical address and provide the converted physical address to the flash memory, wherein the memory management unit is configured to direct the physical address to the flash memory, without passing through the physical address generator, in response to determining that the address of the flash memory access operation is a physical address, and to direct the logical address to the logical memory unit for conversion into one of the converted physical addresses in response to determining that the address of the flash memory access operation is a logical address.
A method of accessing a flash memory, the method comprising:
- determining, with a first hardware circuit, whether an input address of a flash memory access operation corresponds to an input logical address or an input physical address by determining whether the address of the flash memory access operation corresponds to a physical memory zone of the flash memory or a logical memory zone of the flash memory by comparing the input address with one or more address ranges;
- if it is determined that the input address is the input physical address, directing the input physical address to the flash memory without the input address being sent to a second hardware circuit including a logical memory unit for conversion to a physical address;
- and
- if it is determined that the input address is the input logical address, converting the input logical address into a converted physical address and providing the converted physical address to the flash memory.
Dependencies are inferred from the claim text.