Apparatus, method, and storage medium for controlling a power saving state in a SATA storage system
AssigneeCanon Kabushiki Kaisha
InventorAkihiro Matsumoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeCanon Kabushiki Kaisha
InventorAkihiro Matsumoto
Estimating the term…
An information processing apparatus comprising a first controller, a second controller provided between the first controller and a storage device, and a main controller that sets a power saving state of the first controller, the second controller and the storage device. The first controller transitions to the power saving state in response to a transition request from the main controller, the second controller transitions to the power saving state in response to the power saving state to which the first controller has transitioned, and the first controller starts restoration processing from the power saving state in response to an interrupt from the main controller and determines, based on whether the second controller is performing power control on the storage device, whether to execute preprocessing which is accompanied by access to the storage device.
An information processing apparatus comprising:
A method of controlling an information processing apparatus that includes (i) a first controller that includes an interface in compliance with a SATA (Serial Advance Technology Attachment) standard, the first controller having at least one first processor and at least one first memory, the at least one first processor being configured to deploy a program stored in the at least one first memory for implementing the method, (ii) a second controller that is provided between the first controller and a storage device and includes an interface in compliance with the SATA standard, the second controller having at least one second processor and at least one second memory, the at least one second processor being configured to deploy a program stored in the at least one second memory for implementing the method, (iii) a main controller having at least one third processor and at least one third memory, the at least one third processor being configured to deploy a program stored in the at least one third memory for implementing the method, and (iv) a power control circuit that is controlled by the second controller and controls a provision of power to the storage device, the method comprising:
A non-transitory computer-readable storage medium storing a program for causing a processor to execute a method of controlling an information processing apparatus that includes (i) a first controller that includes an interface in compliance with a SATA (Serial Advance Technology Attachment) standard, the first controller having at least one first processor and at least one first memory, the at least one first processor being configured to deploy a program stored in the at least one first memory for implementing the method, (ii) a second controller that is provided between the first controller and a storage device and includes an interface in compliance with the SATA standard, the second controller having at least one second processor and at least one second memory, the at least one second processor being configured to deploy a program stored in the at least one second memory for implementing the method, (iii) a main controller having at least one third processor and at least one third memory, the at least one third processor being configured to deploy a program stored in the at least one third memory for implementing the method, and (iv) a power control circuit that is controlled by the second controller and controls a provision of power to the storage device, the method comprising:
Dependencies are inferred from the claim text.