# US 11,122,233 B2 · Solid-state imaging device with high resolution A/D conversion

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 11,122,233 B2
- Document ID: US11122233B2
- Status: Granted
- Kind: B2
- Application number: 17/068,496
- Filed: 2020-10-12
- Published: 2021-04-22
- Granted: 2021-09-14
- Earliest claimed: 2019-10-18
- Assignees: Sharp Kabushiki Kaisha
- Applicants: Sharp Kabushiki Kaisha
- Inventors: Takuji Urata; Yoshinao Morikawa
- Web page: https://patentgrep.com/patent/US11122233B2

## CPC

- H03M 1/36: simultaneously only, i.e. parallel type
- H04N 25/78: Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)
- H04N: PICTORIAL COMMUNICATION, e.g. TELEVISION

## Abstract

Pixels, a charge storage element, a comparison signal generator that generates comparison signals, and a first analog-to-digital converter circuit that performs analog-to-digital conversion are included. The comparison signal generator generates the comparison signals such that a waveform having a voltage value that ranges from an upper limit to a lower limit and that has linearity and continuity is formed by connecting waveforms of the comparison signals to each other.

## Claims

### Claim 1

A solid-state imaging device comprising:
pixels;
a charge storage capacitor that temporarily stores voltage values of pixel output signals that are outputted from the pixels;
a comparison signal generator that generates comparison signals having voltage values that vary in a certain range from an upper limit to a lower limit with time; and
a first analog-to-digital converter circuit that performs analog-to-digital conversion by comparing the voltage values that are stored in the charge storage capacitor with the comparison signals,
wherein the comparison signal generator generates the comparison signals such that a waveform having a voltage value that ranges from the upper limit to the lower limit and that has linearity and continuity between the upper limit and the lower limit is formed by connecting waveforms that represent variation in the voltage values of the comparison signals with time to each other,
wherein the solid-state imaging device further comprising: a reference voltage generator that generates a reference voltage having a voltage value of both of two of the comparison signals having voltage values that partly overlap; and
a second analog-to-digital converter circuit that performs analog-to-digital conversion by comparing the voltage value of the reference voltage with the comparison signals.

### Claim 2 (depends on 1)

The solid-state imaging device according to claim 1, further comprising: a correcting circuitry that uses a value of a result of the analog-to-digital conversion performed by the second analog-to-digital converter circuit and that corrects a value of a result of the analog-to-digital conversion performed by the first analog-to-digital converter circuit in a manner in which the voltage values that are stored in the charge storage capacitor and the comparison signals are compared.

### Claim 3 (depends on 1)

The solid-state imaging device according to claim 1, further comprising: a plurality of the first analog-to-digital converter circuits,
wherein the plurality of the first analog-to-digital converter circuits simultaneously compare the voltage values that are stored in the charge storage capacitor and the comparison signals.

### Claim 4 (depends on 3)

The solid-state imaging device according to claim 3, wherein the plurality of the first analog-to-digital converter circuits simultaneously compare a voltage value that is relevant to one of the pixel output signals and that is stored in the charge storage capacitor and the comparison signals.