# US 11,121,628 B2 · Switch control circuit and buck converter comprising the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 11,121,628 B2
- Document ID: US11121628B2
- Status: Granted
- Kind: B2
- Application number: 16/351,279
- Filed: 2019-03-12
- Published: 2019-07-11
- Granted: 2021-09-14
- Earliest claimed: 2015-06-29
- Assignees: Semiconductor Components Industries, LLC
- Applicants: Semiconductor Components Industries, LLC
- Inventors: SangCheol Moon; Gwanbon Koo; Chenghao Jin; Bonggeun Chung
- Web page: https://patentgrep.com/patent/US11121628B2

## CPC

- G01R 19/04: Measuring peak values {or amplitude or envelope} of AC or of pulses
- H02M 1/36: Means for starting or stopping converters
- H02M 1/44: Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
- H02M 3/156: with automatic control of output voltage or current, e.g. switching regulators
- H02M 3/158: including plural semiconductor devices as final control devices for a single load
- H02M 1/0003: {Details of control, feedback or regulation circuits}
- H02M 1/0009: {Devices or circuits for detecting current in a converter}
- H02M 1/0022: {the disturbance parameters being input voltage fluctuations}
- H02M 1/0025: {Arrangements for modifying reference values, feedback values or error values in the control loop of a converter}
- H02M 1/0048: {Circuits or arrangements for reducing losses (using snubbers H02M1/34)}
- H02M 1/0054: {Transistor switching losses (periodically suspending operation of switching converter in low power mode H02M1/0035)}
- H02M 1/0058: {by employing soft switching techniques, i.e. commutation of transistors when applied voltage is zero or when current flow is zero (using an auxiliary actively switched resonant commutation circuit connected to an intermediate DC voltage or between two push-pull branches of an inverter bridge H02M7/4811; in resonant inverters H02M7/4815; in inverters operating from a resonant DC source H02M7/4826)}
- H02M 7/217: using semiconductor devices only
- Y02B 70/10: Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
- G01R: MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits H03J3/12)
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A buck converter includes a power switch having a first end to receive an input voltage, a synchronous switch connected between a second end of the power switch and the ground, an inductor having a first end connected to the other end of the power switch, and a switch control circuit configured to turn off the synchronous switch when a zero voltage delay time passes after an inductor current flowing through the inductor reaches a predetermined reference value, calculate a dead time based on the input voltage and the zero voltage delay time, and turn on the power switch when the dead time passes following the turn-off time of the synchronous switch.

## Claims

### Claim 1

A switch control circuit comprising:
a first delay circuit to receive an indicator signal and to produce a turn off signal by delaying the indicator signal by a zero voltage delay time;
a first dead time circuit to produce a first turn on signal by delaying the turn off signal according to a value of a calculated dead time signal;
a first gate control circuit to turn on a first gate control signal in response to an assertion of the first turn on signal;
a second gate control circuit to turn off a second gate control signal in response to an assertion of the turn off signal;
a first counter to produce an off time signal having a value corresponding to an off time of the first gate control signal;
a second counter to produce a duration signal having a value corresponding to an on time of the first gate control signal or a cycle time of the first gate control signal;
a dead time calculation circuit to produce the calculated dead time signal based on the off time signal, the duration signal, and a delay time value.

### Claim 2 (depends on 1)

The switch control circuit of claim 1, wherein the dead time calculation circuit is to multiply a value of the duration signal by the delay time value to produce a product signal; and divide a value of the product signal by the value of the off time signal to produce the calculated dead time signal.

### Claim 3 (depends on 1)

The switch control circuit of claim 1, further comprising:
a second dead time circuit to receive a synchronization signal and generate a second turn on signal by delaying the synchronization signal by a predetermined dead time,
wherein the first gate control circuit is to turn off the first gate control signal in response to an assertion of the synchronization signal, and
wherein the second gate control circuit is to turn on the second gate control signal in response to an assertion of the second turn on signal.

### Claim 4 (depends on 1)

The switch control circuit of claim 1,
wherein the delay time value corresponds to the zero voltage delay time, and
wherein the second counter produces the duration signal having the value corresponding to the on time of the first gate control signal.

### Claim 5 (depends on 1)

The switch control circuit of claim 1, further comprising:
a comparator circuit, to produce the indicator signal by comparing a detection voltage signal to a reference signal.

### Claim 6

A switch control circuit comprising:
a dead time calculation circuit to receive a delay time value, determine an off time value corresponding to an off time of a first gate control signal, determine a duration value corresponding to one of an on time of the first gate control signal or a cycle time of the first gate control signal, and produce a calculated dead time signal based on the off time value, the duration value, and the delay time value;
a first dead time circuit to produce a first turn on signal by delaying a turn off signal according to a value of the calculated dead time signal;
a first gate control circuit to turn on the first gate control signal in response to an assertion of the first turn on signal; and
a second gate control circuit to turn off a second gate control signal in response to an assertion of the turn off signal.

### Claim 7 (depends on 6)

The switch control circuit of claim 6, wherein the dead time calculation circuit is to multiply the duration value by the delay time value to produce a product value; and divide the product value by the off time value to produce the value of the calculated dead time signal.

### Claim 8 (depends on 6)

The switch control circuit of claim 6, further comprising:
a second dead time circuit to receive a synchronization signal and generate a second turn on signal by delaying the synchronization signal by a predetermined dead time,
wherein the first gate control circuit is to turn off the first gate control signal in response to an assertion of the synchronization signal, and
wherein the second gate control circuit is to turn on the second gate control signal in response to an assertion of the second turn on signal.

### Claim 9 (depends on 6)

The switch control circuit of claim 6, further comprising:
a delay circuit to produce the turn off signal by delaying an indicator signal by a zero voltage delay time.

### Claim 10 (depends on 9)

The switch control circuit of claim 9, wherein the delay time value is equal to the zero voltage delay time.

### Claim 11 (depends on 6)

The switch control circuit of claim 6, wherein the duration value corresponds to the on time of the first gate control signal.

### Claim 12 (depends on 6)

The switch control circuit of claim 6, further comprising:
a comparator circuit, to produce the indicator signal by comparing a detection voltage signal to a reference signal.

### Claim 13

A switch control method, comprising:
determining, by a dead time calculation circuit, an off time value corresponding to an off time of a first gate control signal;
determining, by the dead time calculation circuit, a duration value corresponding to one of an on time of the first gate control signal or a cycle time of the first gate control signal;
producing, by the dead time calculation circuit, a calculated dead time signal based on the off time value, the duration value, and a delay time value;
producing, by a first dead time circuit, a first turn on signal by delaying a turn off signal according to a value of the calculated dead time signal;
turning on, by a first gate control circuit, the first gate control signal in response to an assertion of the first turn on signal; and
turning off, by a second gate control circuit, a second gate control signal in response to an assertion of the turn off signal.

### Claim 14 (depends on 13)

The switch control method of claim 13, wherein producing the calculated dead time signal comprises:
multiplying the duration value by the delay time value to produce a product value; and
dividing the product value by the off time value to produce the value of the calculated dead time signal.

### Claim 15 (depends on 13)

The switch control method of claim 13, further comprising:
generating, by a second dead time circuit, a second turn on signal by delaying a synchronization signal by a predetermined dead time;
turning off, by the first gate control circuit, the first gate control signal in response to an assertion of the synchronization signal, and
turning on, by the second gate control circuit, the second gate control signal in response to an assertion of the second turn on signal.

### Claim 16 (depends on 13)

The switch control method of claim 13, further comprising:
producing, by a delay circuit, the turn off signal by delaying an indicator signal by a zero voltage delay time.

### Claim 17 (depends on 16)

The switch control method of claim 16, wherein the delay time value is equal to the zero voltage delay time.

### Claim 18 (depends on 16)

The switch control method of claim 16, further comprising:
producing, by a comparator circuit, the indicator signal by comparing a detection voltage signal to a reference signal.