IC die with dummy structures
AssigneeXilinx, Inc.
InventorsHui-Wen Lin, Nui Chong, Myongseob Kim, Henley Liu, Ping-Chin Yeh, Cheang-whang Chang
Life of this patent
Estimating the term…
Loading patent…
AssigneeXilinx, Inc.
InventorsHui-Wen Lin, Nui Chong, Myongseob Kim, Henley Liu, Ping-Chin Yeh, Cheang-whang Chang
Estimating the term…
Integrated circuit (IC) dies and method for manufacturing the same are described herein that mitigate pattern loading effects during manufacture. In one example, the IC includes a die body having a first circuit block separated from an adjacent second circuit block by a buffer zone. The first and second circuit blocks have first and second transistors that are at least partially fabricated from a gate metal layer and disposed immediately adjacent the buffer zone. A dummy structure is formed in the buffer zone and is also at least partially fabricated from the gate metal layer. An amount of gate metal layer material in the dummy structure is selected to mitigate differences in the amount of gate metal layer material in regions of first and second circuit blocks that neighbor each other across the buffer zone.
An integrated circuit die comprising:
An integrated circuit die comprising:
A method for manufacturing an integrated circuit (IC) die, the method comprising:
Dependencies are inferred from the claim text.