Data processing engine (DPE) array routing
AssigneeXilinx, Inc.
InventorsGarik Mkrtchyan, Satish Sivaswamy, Jinny Singh
Life of this patent
Estimating the term…
Loading patent…
AssigneeXilinx, Inc.
InventorsGarik Mkrtchyan, Satish Sivaswamy, Jinny Singh
Estimating the term…
Some examples described herein relate to routing in routing elements (e.g., switches). In an example, a design system includes a processor and a memory, storing instruction code, coupled to the processor. The processor is configured to execute the instruction code to model a communication network among switches interconnected in an array of data processing engines (DPEs), generate routes for an application on the modeled communication network, and translate the routes to a file. Each DPE includes a hardened processor core, a memory module, and one or more of the switches. Each switch includes an input or output port that is capable of being shared by multiple routes. Port(s) of each switch are modeled as respective node(s). Generating the routes includes using an A* algorithm that includes a congestion costing function based on a capacity of respective nodes in the modeled communication network and a cumulative demand for the respective nodes.
A design system comprising:
A method for compiling, the method comprising:
A design system comprising:
Dependencies are inferred from the claim text.