Memory systems and methods of correcting errors in the memory systems
AssigneeSK hynix Inc.
InventorsWon Gyu Shin, Jin Woong Suh
Life of this patent
Estimating the term…
Loading patent…
AssigneeSK hynix Inc.
InventorsWon Gyu Shin, Jin Woong Suh
Estimating the term…
A memory system includes a Reed-Solomon (RS) decoder, a reliability tracking circuit, and an erasure control circuit. The RS decoder performs an error correction decoding operation of ‘K’-number of symbols outputted from a memory medium. The reliability tracking circuit generates and stores information on a reliability of the symbols, error occurrence possibilities of which are distinguished into a plurality of different levels according to the error correction decoding operation performed by the RS decoder. The erasure control circuit controls the RS decoder such that the symbols are erased in order of the reliability of the symbols from a low reliable symbol to a high reliable symbol and the error correction decoding operation is performed according to the information on the reliability of the symbols stored in the reliability tracking circuit.
A memory system comprising:
A method of correcting errors in a memory system, the method comprising:
Dependencies are inferred from the claim text.