NVM synaptic element with gradual reset capability
AssigneeInternational Business Machines Corporation
InventorsAkiyo Iwashina, Atsuya Okazaki, Takeo Yasuda
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsAkiyo Iwashina, Atsuya Okazaki, Takeo Yasuda
Estimating the term…
An analog Magnetoresistive Random Access Memory (MRAM) cell is provided. The analog MRAM cell includes a magnetic free layer having a first domain having a first magnetization direction, a second domain having a second magnetization direction opposite to the first magnetization direction and a domain wall located between the first domain and the second domain. The analog MRAM cell further includes a magnetically pinned layer. The analog MRAM cell also includes an insulating tunnel barrier between the magnetic free layer and the magnetically pinned layer. The analog MRAM cell additionally includes an electrode located adjacent to the magnetic free layer configured to generate heat by supplying current to decrease a conductance of the magnetic free layer.
An analog Magnetoresistive Random Access Memory (MRAM) cell comprising:
A method for resetting an analog MRAM, comprising:
An analog Magnetoresistive Random Access Memory (MRAM), comprising:
A method for resetting an analog Magnetoresistive Random Access Memory (MRAM) having a plurality of MRAM cells, comprising:
Dependencies are inferred from the claim text.