Addressing scheme for a memory system
AssigneeMicron Technology, Inc.
InventorEric J. Stave
Life of this patent
Estimating the term…
Abstract
Methods, systems, and devices for addressing scheme for a memory system are described. A memory system may include a plurality of memory devices that are coupled with various command address (CA) channels via respective pins. In some examples, different pins of each memory device may be coupled with different CA channels. When the memory system receives a command to enter a memory device into a per-device addressability (PDA) mode, certain CA channels may be driven. One or more memory devices may enter the PDA mode based on certain pins of the respective memory device being biased.
Claims20
A method, comprising:
- receiving, using a plurality of signal paths, a command for causing a first memory device of a plurality of memory devices of a memory system to enter a per-device addressability mode, the command comprising an address of the first memory device, wherein the first memory device comprises a first plurality of pins coupled with the plurality of signal paths in a first configuration, and wherein a second memory device of the plurality of memory devices comprises a second plurality of pins coupled with the plurality of signal paths in a second configuration;
- determining that the address of the first memory device is indicated by the command based at least in part on receiving the command;
- and
- entering, by the first memory device, into the per-device addressability mode based at least in part on determining that the address of the first memory device is indicated by the command.
A memory system, comprising:
- a plurality of memory devices, each of the plurality of memory devices comprising a plurality of pins configured for coupling with signal paths of a command/address (CA) channel;
- a first subset of signal paths of the CA channel coupled with the plurality of memory devices using a same configuration of pins in each memory device, the first subset of signal paths configured to receive a command for entering a per-device addressability mode;
- and
- a second subset of signal paths of the CA channel coupled with the plurality of memory devices using one or more different configurations of pins in each memory device, the second subset of signal paths configured to receive an address of a memory device for entering the per-device addressability mode.
A method, comprising:
- receiving an initialization command for mapping a first subset of signal paths of a command/address (CA) channel to pins of respective memory devices of a memory system;
- identifying, by a memory device, a mapping that indicates which pins of the memory device are coupled with which signal paths of the first subset of signal paths based at least in part on receiving the initialization command;
- receiving, using a second subset of signal paths of the CA channel, a command for the memory device of the memory system to enter a per-device addressability mode;
- and
- receiving, using the first subset of signal paths of the CA channel, an address for the memory device of the memory system to enter the per-device addressability mode.
Dependencies are inferred from the claim text.