Semiconductor package with multi-level conductive clip for top side cooling
AssigneeInfineon Technologies AG
InventorsChii Shang Hong, Ivan Nikitin, Wei Han Koo, Chiew Li Tai
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsChii Shang Hong, Ivan Nikitin, Wei Han Koo, Chiew Li Tai
Estimating the term…
A semiconductor package includes a die pad having a die attach surface, a semiconductor die mounted on the die attach surface and having a first bond pad at an upper surface facing away from the die attach surface, an interconnect clip including a first segment which at least partially encloses a central opening, a second segment vertically offset and spaced apart from the first segment, and a support extending between the first segment and the second segment. The package further includes an electrically insulating encapsulant covering the semiconductor die. An upper surface of the first segment of the interconnect clip is exposed from a planar surface of the encapsulant. A lower surface of the second segment is flush against the upper surface of the semiconductor die and conductively connected to the first bond pad.
A semiconductor package, comprising:
A method of packaging a semiconductor device, the method comprising:
An interconnect clip, comprising:
Dependencies are inferred from the claim text.