Semiconductor package with space efficient lead and die pad design
AssigneeInfineon Technologies AG
InventorsKe Yan Tean, Thomas Bemmerl, Thai Kee Gan, Azlina Kassim
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsKe Yan Tean, Thomas Bemmerl, Thai Kee Gan, Azlina Kassim
Estimating the term…
A semiconductor package includes a die pad having a die attach surface, a rear surface opposite the die attach surface, and an outer edge side extending between the die attach surface and the rear surface, the outer edge side having a step-shaped profile, wherein an upper section of the die pad laterally overhangs past a lower section of the die pad, a semiconductor die mounted on the die attach surface and having a first electrical terminal on an upper surface of the semiconductor die, and a first conductive clip that directly electrically contacts the first electrical terminal and wraps around the outer edge side of the die pad such that a section of the first conductive clip is at least partially within an area that is directly below the upper section of the die pad and directly laterally adjacent to the lower section.
A semiconductor package, comprising:
A method of packaging a semiconductor device, comprising:
Dependencies are inferred from the claim text.