Redistribution layer structures for integrated circuit package
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJie Chen, Ying-Ju Chen, Hsien-Wei Chen, Der-Chyang Yeh, Chen-Hua Yu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJie Chen, Ying-Ju Chen, Hsien-Wei Chen, Der-Chyang Yeh, Chen-Hua Yu
Estimating the term…
A method of forming an integrated circuit (IC) package with improved performance and reliability is disclosed. The method includes forming a singulated IC die, coupling the singulated IC die to a carrier substrate, and forming a routing structure. The singulated IC die has a conductive via and the conductive via has a peripheral edge. The routing structure has a conductive structure coupled to the conductive via. The routing structure further includes a cap region overlapping an area of the conductive via, a routing region having a first width from a top-down view, and an intermediate region having a second width from the top-down view along the peripheral edge of the conductive via. The intermediate region is arranged to couple the cap region to the routing region and the second width is greater than the first width.
An integrated circuit (IC) package, comprising:
An integrated circuit (IC) package, comprising:
An interconnect structure, comprising:
Dependencies are inferred from the claim text.