Semiconductor packages with an intermetallic layer
AssigneeSemiconductor Components Industries, LLC
InventorsMichael J. Seddon, Francis J. Carney
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Components Industries, LLC
InventorsMichael J. Seddon, Francis J. Carney
Estimating the term…
A method of forming a semiconductor package. Implementations include forming on a die backside an intermediate metal layer having multiple sublayers, each including a metal selected from the group consisting of titanium, nickel, copper, silver, and combinations thereof. A tin layer is deposited onto the intermediate metal layer and is then reflowed with a silver layer of a substrate to form an intermetallic layer having a melting temperature above 260 degrees Celsius and including an intermetallic consisting of silver and tin and/or an intermetallic consisting of copper and tin. Another method of forming a semiconductor package includes forming a bump on each of a plurality of exposed pads of a top side of a die, each exposed pad surrounded by a passivation layer, each bump including an intermediate metal layer as described above and a tin layer coupled to the intermediate metal layer is reflowed to form an intermetallic layer.
A semiconductor package, comprising:
Dependencies are inferred from the claim text.