Back to results
US 10,951,231 B2Granted
Compression and decompression engines and compressed domain processors
AssigneeSiliconIP, Inc.
InventorsDan E. Tamir, Dan Bruck
Life of this patent
Estimating the term…
Abstract
Compressed domain processors configured to perform operations on data compressed in a format that preserves order. The Compressed domain processors may include operations such as addition, subtraction, multiplication, division, sorting, and searching. In some cases, compression engines for compressing the data into the desired formats are provided.
Claims20
A compressed domain processor comprising:
- a pre-arrangement-system to:
- receive a first operand and a second operand;
- filter the first operand to remove in-between zeros;
- filter the second operand to remove in-between zeros;
- and
- output the first filtered operand and the second filtered operand;
- an operation-execution-system to generate a first result based at least in part on the first filtered operand and the second filtered operand;
- and
- a post-arrangement-system to interlace bits of zero between the bits of the result and generate a third operand, the third operand representing a combination of the first operand and the second operand.
6 more elements
A compressed domain processor comprising:
- a pre-arrangement-system to:
- receive a first operand and a second operand, the first operand including a first header and a first frustum and the second operand including a second header and a second frustum;
- align a least significant byte of the first frustum with a least significant byte of the second frustum;
- an operation-execution-system to generate a third frustum based at least in part on the first frustum and the second frustum;
- and
- a post-arrangement-system to:
- determine that the third frustum has more bytes than a larger of the first frustum or the second frustum;
- and
- in response to determining that the third frustum has more bytes, concatenating a byte having a value of one to the third frustum.
6 more elements
A compressed domain processor comprising:
- a pre-arrangement-system to:
- receive a first operand and a second operand, the first operand including a first header and a first frustum and the second operand including a second header and a second frustum;
- align a least significant byte of the first frustum with a least significant byte of the second frustum;
- an operation-execution-system to generate a third frustum based at least in part on the first frustum and the second frustum;
- and
- a post-arrangement-system to:
- determine a value of a most significant byte of the third frustum;
- and
- determine a third header based at least in part on the value of most significant byte of the third frustum, the first header, and the second header.
6 more elements
Dependencies are inferred from the claim text.