Back to results
US 10,950,710 B2Granted
Fin-type field effect transistor
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChun-Hsiung Tsai, Kei-Wei Chen
Life of this patent
Estimating the term…
Abstract
A fin-type field effect transistor including a substrate, insulators, a gate stack, a first spacer, a second spacer, and a third spacer is described. The substrate has fins thereon. The insulators are located over the substrate and between the fins. The gate stack is located over the fins and over the insulators. The first spacer is located over the sidewall of the gate stack. The second spacer is located over the first spacer. The first spacer and the second spacer includes carbon. The third spacer is located between the first spacer and the second spacer.
Claims20
A fin-type field effect transistor, comprising:
- a substrate having a plurality of fins;
- a plurality of insulators, located over the substrate and between the fins;
- a gate stack, located over the fins and on the insulators;
- a first spacer, located over a sidewall of the gate stack;
- a second spacer, located over the first spacer, wherein the first spacer and the second spacer comprise carbon;
- a third spacer, located between the first spacer and the second spacer;
- and
- source/drain regions, located on opposite sides of the gate stack, the source/drain regions each having a sidewall in contact with and extending over a portion of a sidewall of the third spacer,
- wherein a surface of the first spacer and a surface of the third spacer are substantially coplanar to each other and are further substantially leveled with a surface of the gate stack, and the surface of the gate stack is in contact with the plurality of insulators, and
- wherein the sidewall of the third spacer is connected to the surface of the third spacer, and an extending direction of the sidewall of the third spacer is perpendicular to an extending direction of the surface of the third spacer.
7 more elements
A fin-type field effect transistor, comprising:
- a substrate having a plurality of fins;
- a plurality of insulators, located over the substrate and between the fins;
- a gate stack, located over the fins and on the insulators;
- a first spacer, located over a sidewall of the gate stack, wherein a material of the first spacer comprises SiCN with a carbon concentration of 1-12 at %;
- a second spacer, located over the first spacer;
- a third spacer, located over the second spacer, wherein a material of the third spacer comprises SiCN with a carbon concentration of 0.5-2 at %;
- and
- a fourth spacer, located over the third spacer,
- wherein a first surface of the first spacer and a first surface of the second spacer are substantially coplanar to each other and are further substantially leveled with a surface of the gate stack, and the surface of the gate stack is in contact with the plurality of insulators,
- wherein a second surface of the first spacer and a second surface of the second spacer are substantially coplanar to a surface of the third spacer and a surface of the fourth spacer, the second surface of the first spacer is opposite to the first surface of the first spacer, and the second surface of the second spacer is opposite to the first surface of the second spacer.
7 more elements
A fin-type field effect transistor, comprising:
- a substrate having a plurality of fins;
- a plurality of insulators, located over the substrate and between the fins;
- a gate stack, located over the fins and on the insulators;
- a multi-layered spacer, located over a sidewall of the gate stack;
- source/drain regions, located on opposite sides of the gate stack, wherein top surfaces of the source/drain regions are protruded from top surfaces of the fins;
- and
- a first spacer, located over the multi-layered spacer and landed on the top surfaces of the source/drain regions, wherein the source/drain regions are in physical contact with the first spacer;
- and
- an inter-layer dielectric layer, located on the top surfaces of the source/drain regions and exposing the first spacer, the multi-layered spacer, the gate stack and the source/drain regions, wherein a top surface of the inter-layer dielectric layer is substantially leveled with a top surface of the gate stack facing away from the plurality of insulators, and the first spacer is located between the inter-layer dielectric layer and the multi-layered spacer,
- wherein the source/drain regions each have a sidewall in contact with and extending over a portion of a sidewall of the multi-layered spacer and coplanar with a sidewall of the first spacer at the sidewall of the multi-layered spacer.
7 more elements
Dependencies are inferred from the claim text.